WalkerLau / DetectHumanFacesLinks
Real time face detection based on Arm Cortex-M3 DesignStart and FPGA
☆207Updated 2 years ago
Alternatives and similar repositories for DetectHumanFaces
Users that are interested in DetectHumanFaces are comparing it to the libraries listed below
Sorting:
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆242Updated 6 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆265Updated 7 years ago
- FPGA☆126Updated 5 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆354Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆202Updated last week
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆143Updated 5 years ago
- Vivado诸多IP,包括图像处理等☆232Updated last year
- AXI协议规范中文翻译版☆165Updated 3 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆158Updated 4 years ago
- ☆149Updated this week
- FPGA☆158Updated last year
- AMBA bus lecture material☆471Updated 5 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 8 years ago
- ☆141Updated 10 years ago
- Implementation of CNN using Verilog☆226Updated 8 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆169Updated 2 years ago
- AXI总线连接器☆104Updated 5 years ago
- FPGA project☆231Updated 3 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆264Updated 2 years ago
- image processing based FPGA☆116Updated 4 years ago
- 2023集创赛紫光同创杯一等奖项目☆131Updated last year
- 数字IC秋招项目、手撕代码☆38Updated last year
- FPGA实现简单的图像处理算法☆62Updated 2 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆66Updated 6 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆132Updated 2 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆100Updated 3 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Updated 6 years ago