WalkerLau / DetectHumanFaces
Real time face detection based on Arm Cortex-M3 DesignStart and FPGA
☆195Updated last year
Alternatives and similar repositories for DetectHumanFaces:
Users that are interested in DetectHumanFaces are comparing it to the libraries listed below
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆163Updated 10 months ago
- AMBA bus lecture material☆404Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆218Updated 6 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆135Updated 3 months ago
- FPGA☆120Updated 4 years ago
- Vivado诸多IP,包括图像处理等☆191Updated 6 months ago
- ☆139Updated 2 months ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆82Updated 7 years ago
- Implementation of CNN using Verilog☆204Updated 7 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆291Updated last year
- PYNQ学习资料☆160Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆62Updated 6 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆213Updated 6 years ago
- AXI总线连接器☆94Updated 4 years ago
- ☆129Updated 9 years ago
- 数字IC秋招项目、手撕代码☆34Updated 9 months ago
- 2023集创赛紫光同创杯一等奖项目☆87Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆132Updated 5 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆135Updated last year
- AXI协议规范中文翻译版☆138Updated 2 years ago
- 数字IC设计 学习笔记☆127Updated 3 years ago
- image processing based FPGA☆100Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆145Updated last year
- 2022年全国大学生嵌入式芯片与系统 设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆31Updated 2 years ago
- FPGA project☆205Updated 2 years ago
- FPGA☆145Updated 7 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆182Updated last year
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆115Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆52Updated 8 years ago
- AXI DMA 32 / 64 bits☆106Updated 10 years ago