基于HLS的高效深度卷积神经网络FPGA实现方法
☆73Jun 11, 2019Updated 6 years ago
Alternatives and similar repositories for FPGA-DCNN-Accelerator
Users that are interested in FPGA-DCNN-Accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆788Dec 10, 2019Updated 6 years ago
- An Accelerator for Convolution layer designed with Vivado HLS.☆10Dec 4, 2020Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆341Oct 25, 2021Updated 4 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆38Jul 22, 2020Updated 5 years ago
- Codes to implement MobileNet V2 in a FPGA☆31Dec 21, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆24Sep 23, 2015Updated 10 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆34Mar 2, 2022Updated 4 years ago
- Updated version of the XUP Workshops☆18Aug 10, 2018Updated 7 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Jul 19, 2024Updated last year
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆187Jun 20, 2024Updated last year
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Aug 20, 2018Updated 7 years ago
- ☆11Sep 3, 2022Updated 3 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆915Jul 29, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- The CNN based on the Xilinx Vivado HLS☆37Oct 27, 2021Updated 4 years ago
- Convolutional Neural Net written for implementation on an FPGA☆21Jun 26, 2017Updated 8 years ago
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆13Apr 12, 2023Updated 3 years ago
- 在rk3588上实现硬件编解码，并接入live555进行推拉流☆20Mar 17, 2025Updated last year
- 东秦第五届龙芯班仓库☆11Oct 22, 2023Updated 2 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆774May 26, 2017Updated 9 years ago
- Implement Tiny YOLO v3 on ZYNQ☆316Apr 14, 2025Updated last year
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,381Feb 14, 2022Updated 4 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆243Apr 12, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The second place winner for DAC-SDC 2020☆101Apr 23, 2022Updated 4 years ago
- ☆19Mar 21, 2023Updated 3 years ago
- Free TPU OS running on the FPGA☆10May 6, 2023Updated 3 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Apr 17, 2024Updated 2 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated 2 years ago
- 中文：☆109Nov 29, 2019Updated 6 years ago
- Physical Downlink Shared Channel (PDSCH) in 5G New Radio.☆12Jan 29, 2024Updated 2 years ago
- ☆22Oct 26, 2022Updated 3 years ago
- ☆57Apr 19, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Python on Zynq FPGA for Convolutional Neural Networks☆623May 15, 2018Updated 8 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆41Dec 24, 2020Updated 5 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆206Nov 14, 2021Updated 4 years ago
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53May 29, 2018Updated 7 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆385Jan 20, 2025Updated last year