基于HLS的高效深度卷积神经网络FPGA实现方法
☆71Jun 11, 2019Updated 6 years ago
Alternatives and similar repositories for FPGA-DCNN-Accelerator
Users that are interested in FPGA-DCNN-Accelerator are comparing it to the libraries listed below
Sorting:
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Jul 22, 2020Updated 5 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆787Dec 10, 2019Updated 6 years ago
- Physical Downlink Shared Channel (PDSCH) in 5G New Radio.☆12Jan 29, 2024Updated 2 years ago
- FPGA Accelerator for CNN using Vivado HLS☆333Oct 25, 2021Updated 4 years ago
- An Accelerator for Convolution layer designed with Vivado HLS.☆10Dec 4, 2020Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆182Jun 20, 2024Updated last year
- ☆24Sep 23, 2015Updated 10 years ago
- Free TPU OS running on the FPGA☆10May 6, 2023Updated 2 years ago
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆12Apr 12, 2023Updated 2 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Dec 21, 2020Updated 5 years ago
- ☆11Sep 3, 2022Updated 3 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated last year
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆241Apr 12, 2021Updated 4 years ago
- 中文：☆108Nov 29, 2019Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Aug 20, 2018Updated 7 years ago
- Benchmarks for High-Level Synthesis☆10Mar 17, 2023Updated 2 years ago
- Code and models of the paper "FPGA accelerator for Gradient Boosting Decision Trees".☆15Feb 4, 2021Updated 5 years ago
- 中文版 Parallel Programming for FPGAs☆761Aug 21, 2024Updated last year
- HW and SW based implementation of Canny Edge Detection Algorithm.☆12Jan 15, 2018Updated 8 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆896Jul 29, 2024Updated last year
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆37Oct 27, 2021Updated 4 years ago
- ☆19Mar 21, 2023Updated 2 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Jul 19, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆18Feb 25, 2026Updated last week
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆15Feb 27, 2021Updated 5 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆33Mar 2, 2022Updated 4 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆768May 26, 2017Updated 8 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,368Feb 14, 2022Updated 4 years ago
- Updated version of the XUP Workshops☆18Aug 10, 2018Updated 7 years ago
- The second place winner for DAC-SDC 2020☆99Apr 23, 2022Updated 3 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Apr 17, 2024Updated last year
- FPGA implementation of a handwritten digit recognition system based on k-nearest-neighbors (k-NN) classifier algorithm.☆21Apr 3, 2018Updated 7 years ago
- Convolutional Neural Net written for implementation on an FPGA☆21Jun 26, 2017Updated 8 years ago
- FPGA纯逻辑实现modbus通信☆23Sep 5, 2022Updated 3 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 5 years ago