GeneralZDS / FPGA-DCNN-AcceleratorLinks
基于HLS的高效深度卷积神经网络FPGA实现方法
☆70Updated 6 years ago
Alternatives and similar repositories for FPGA-DCNN-Accelerator
Users that are interested in FPGA-DCNN-Accelerator are comparing it to the libraries listed below
Sorting:
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- 中文:☆103Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 6 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆98Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆187Updated last year
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 8 months ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 5 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- ☆48Updated 7 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- FPGA实现动态图像识别☆22Updated 5 years ago
- Codes to implement MobileNet V2 in a FPGA☆27Updated 4 years ago
- FPGA☆158Updated last year
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 6 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆26Updated 3 years ago
- PYNQ学习资料☆167Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- FPGA Accelerator for CNN using Vivado HLS☆323Updated 3 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 6 years ago