GeneralZDS / FPGA-DCNN-Accelerator
基于HLS的高效深度卷积神经网络FPGA实现方法
☆69Updated 5 years ago
Alternatives and similar repositories for FPGA-DCNN-Accelerator:
Users that are interested in FPGA-DCNN-Accelerator are comparing it to the libraries listed below
- hls code zynq 7020 pynq z2 CNN☆81Updated 6 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- 中文:☆97Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- ☆45Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆110Updated 7 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆85Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 2 months ago
- The second place winner for DAC-SDC 2020☆97Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated last year
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆92Updated last year
- using xilinx xc6slx45 to implement mnist net☆83Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆99Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- An LeNet RTL implement onto FPGA☆44Updated 6 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆36Updated 4 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆38Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆19Updated 2 years ago
- ☆52Updated last year
- FPGA实现动态图像识别☆17Updated 4 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- PYNQ学习资料☆163Updated 5 years ago