Xilinx / hydraLinks
☆13Updated 3 years ago
Alternatives and similar repositories for hydra
Users that are interested in hydra are comparing it to the libraries listed below
Sorting:
- ☆36Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆25Updated last year
- ☆14Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆72Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆30Updated 6 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 2 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 3 years ago
- Heterogenous ML accelerator☆19Updated 7 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 4 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 9 months ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆20Updated 7 years ago
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- ☆22Updated 10 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated 8 months ago
- ☆40Updated 8 months ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 7 months ago