Xilinx / hydraLinks
☆13Updated 3 years ago
Alternatives and similar repositories for hydra
Users that are interested in hydra are comparing it to the libraries listed below
Sorting:
- ☆36Updated 4 years ago
- ☆25Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆72Updated 2 years ago
- ☆30Updated 6 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆24Updated 4 years ago
- ☆14Updated 2 years ago
- ☆14Updated 4 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- ☆27Updated 5 years ago
- ☆15Updated 5 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated last week
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Heterogenous ML accelerator☆19Updated 5 months ago
- ☆10Updated 2 years ago
- ☆22Updated 8 months ago
- EQueue Dialect☆39Updated 3 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago