Xilinx / hydra
☆12Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for hydra
- ☆27Updated 5 years ago
- HLS project modeling various sparse accelerators.☆11Updated 2 years ago
- ☆33Updated 3 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- A graph linear algebra overlay☆49Updated last year
- ☆13Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- ☆23Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆20Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆28Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆19Updated this week
- ☆25Updated 7 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- Heterogenous ML accelerator☆16Updated last month
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆22Updated 3 months ago
- A high-level performance analysis tool for FPGA-based accelerators☆18Updated 7 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- ☆70Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- ☆17Updated 6 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆17Updated 5 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- Documentation for the entire CGRAFlow☆18Updated 3 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆21Updated 2 years ago