cornell-zhang / SPADE
☆11Updated 3 years ago
Alternatives and similar repositories for SPADE:
Users that are interested in SPADE are comparing it to the libraries listed below
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆13Updated 4 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 6 months ago
- A graph linear algebra overlay☆51Updated last year
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 7 months ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 2 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆20Updated 4 months ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- ☆47Updated 3 weeks ago
- ☆9Updated 2 years ago
- ☆16Updated last year
- Repo to hold HammerBlade PyTorch port. Based on PyTorch v1.4.0☆14Updated 2 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆33Updated last month
- ☆23Updated 4 years ago
- ☆24Updated 4 months ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 4 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆15Updated 3 months ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- HW accelerator mapping optimization framework for in-memory computing☆22Updated 2 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆86Updated 5 months ago
- ☆16Updated 3 years ago
- ☆32Updated 3 years ago
- ☆39Updated 8 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆48Updated 9 months ago
- ☆16Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago
- GARNET: Reduced-Rank Topology Learning for Robust and Scalable Graph Neural Networks☆35Updated last year