cornell-zhang / SPADE
☆11Updated 3 years ago
Alternatives and similar repositories for SPADE:
Users that are interested in SPADE are comparing it to the libraries listed below
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆13Updated 4 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 5 months ago
- A graph linear algebra overlay☆50Updated last year
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 6 months ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆19Updated 2 months ago
- ☆41Updated 10 months ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 2 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆14Updated last month
- ☆39Updated 7 months ago
- ☆16Updated 2 years ago
- ☆9Updated 2 years ago
- ☆25Updated 3 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆47Updated 7 months ago
- Repo to hold HammerBlade PyTorch port. Based on PyTorch v1.4.0☆14Updated 2 years ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 2 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆68Updated 2 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- ☆16Updated 2 years ago
- ACM TODAES Best Paper Award, 2022☆24Updated last year
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆36Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆40Updated 8 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆23Updated 4 years ago