cornell-zhang / SPADELinks
☆11Updated 4 years ago
Alternatives and similar repositories for SPADE
Users that are interested in SPADE are comparing it to the libraries listed below
Sorting:
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Updated 5 years ago
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆31Updated 2 weeks ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 7 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Updated 4 years ago
- ☆10Updated 3 years ago
- Graph Learning at Scale: Characterizing and Optimizing Pre-Propagation GNNs (MLSys'25)☆17Updated 9 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆74Updated last month
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Updated last year
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- ☆42Updated last year
- ☆62Updated 10 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 8 months ago
- A research shell for Alveo V80☆23Updated last month
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆22Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆40Updated 3 years ago
- ☆29Updated 4 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆75Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Updated 4 years ago
- ☆24Updated 5 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆53Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆13Updated 2 years ago
- ☆32Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 4 years ago