cornell-zhang / SPADE
☆11Updated 2 years ago
Related projects: ⓘ
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆13Updated 3 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 5 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆22Updated 3 weeks ago
- A graph linear algebra overlay☆47Updated last year
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆18Updated 9 months ago
- MICRO22 artifact evaluation for Sparseloop☆34Updated 2 years ago
- ☆23Updated 3 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆16Updated 2 years ago
- ☆16Updated 2 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 2 years ago
- ☆32Updated 2 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- ☆25Updated 2 years ago
- Repo to hold HammerBlade PyTorch port. Based on PyTorch v1.4.0☆13Updated last year
- ☆15Updated last year
- Heterogenous ML accelerator☆15Updated 5 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 2 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆65Updated last year
- ☆33Updated 6 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆60Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆28Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆73Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆77Updated last month
- ☆30Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆26Updated 2 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆25Updated last week
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆19Updated last month
- EQueue Dialect☆38Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆10Updated 7 months ago