cornell-zhang / SPADE
☆11Updated 3 years ago
Alternatives and similar repositories for SPADE:
Users that are interested in SPADE are comparing it to the libraries listed below
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆13Updated 4 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- A graph linear algebra overlay☆51Updated last year
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 6 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 7 months ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 2 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆71Updated 2 years ago
- ☆39Updated 8 months ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆20Updated 4 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆48Updated 9 months ago
- ☆9Updated 2 years ago
- Repo to hold HammerBlade PyTorch port. Based on PyTorch v1.4.0☆14Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆86Updated 5 months ago
- ☆23Updated 4 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 5 months ago
- ☆25Updated 3 years ago
- ☆47Updated 3 weeks ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated last month
- ☆16Updated 2 years ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆15Updated 3 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆26Updated 10 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆91Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆42Updated 2 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆33Updated last month
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- ☆16Updated 3 years ago