cornell-zhang / SPADELinks
☆11Updated 4 years ago
Alternatives and similar repositories for SPADE
Users that are interested in SPADE are comparing it to the libraries listed below
Sorting:
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Updated 5 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 7 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆29Updated this week
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆33Updated last year
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆10Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆72Updated 8 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆74Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- ☆42Updated last year
- ☆61Updated 8 months ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆22Updated 3 years ago
- ☆29Updated 4 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- Graph Learning at Scale: Characterizing and Optimizing Pre-Propagation GNNs (MLSys'25)☆17Updated 8 months ago
- ☆24Updated 5 years ago
- A research shell for Alveo V80☆19Updated last month
- ☆72Updated 2 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- Using e-graphs for logic synthesis☆26Updated this week