icgrp / pld2022
☆15Updated 2 years ago
Alternatives and similar repositories for pld2022:
Users that are interested in pld2022 are comparing it to the libraries listed below
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆13Updated last year
- A hardware synthesis framework with multi-level paradigm☆38Updated 3 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆34Updated 2 weeks ago
- ☆15Updated 2 years ago
- ☆86Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- CGRA framework with vectorization support.☆29Updated this week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 5 years ago
- DASS HLS Compiler☆29Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆24Updated 7 months ago
- ☆49Updated last month
- ☆23Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆57Updated last year
- ☆24Updated 4 years ago
- ☆40Updated 3 months ago
- ☆13Updated last year
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆29Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 6 months ago
- An integrated CGRA design framework☆87Updated last month
- EQueue Dialect☆40Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆67Updated this week
- ☆35Updated 4 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- ☆15Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆44Updated last month