☆16Oct 25, 2022Updated 3 years ago
Alternatives and similar repositories for pld2022
Users that are interested in pld2022 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆15Mar 21, 2024Updated 2 years ago
- ☆17Feb 3, 2023Updated 3 years ago
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- ☆17Nov 29, 2019Updated 6 years ago
- ☆11Apr 15, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Bottom up designed feed forward network functions for CNN applications☆13Jan 15, 2019Updated 7 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆100Sep 27, 2024Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆190Mar 8, 2026Updated 2 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆173Nov 7, 2023Updated 2 years ago
- High level synthesis language for hardware design☆95May 15, 2026Updated last week
- ☆40Sep 17, 2021Updated 4 years ago
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Jul 16, 2024Updated last year
- ☆17Mar 26, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆87Mar 5, 2024Updated 2 years ago
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated 10 months ago
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆57Jan 23, 2025Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 2 years ago
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- Benchmarks for High-Level Synthesis☆11Mar 17, 2023Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 4 months ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆64Nov 7, 2019Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆69May 9, 2023Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆28Jun 18, 2020Updated 5 years ago
- C++17 implementation of an AST for Verilog code generation☆24Jun 14, 2023Updated 2 years ago
- ☆16Jun 13, 2021Updated 4 years ago
- npcomp - An aspirational MLIR based numpy compiler☆51Jul 31, 2020Updated 5 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22May 20, 2020Updated 6 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆15Nov 15, 2022Updated 3 years ago
- Fearless hardware design☆203Aug 20, 2025Updated 9 months ago
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15May 18, 2026Updated last week
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 5 months ago
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- ☆60Jul 4, 2022Updated 3 years ago
- A Progam-Behavior-Guided Far Memory System☆36Oct 26, 2023Updated 2 years ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆54May 14, 2026Updated last week