icgrp / pld2022
☆14Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for pld2022
- A hardware synthesis framework with multi-level paradigm☆35Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆44Updated last year
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆12Updated 7 months ago
- DASS HLS Compiler☆27Updated last year
- ☆86Updated 8 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆55Updated last month
- ☆23Updated 3 years ago
- ☆11Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- ☆35Updated 7 months ago
- ☆57Updated last year
- A DSL for Systolic Arrays☆78Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆56Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated this week
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆28Updated last week
- Benchmarks for Accelerator Design and Customized Architectures☆115Updated 4 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 3 months ago
- ☆36Updated 6 months ago
- CGRA Compilation Framework☆81Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆34Updated 6 months ago
- EQueue Dialect☆39Updated 2 years ago
- ☆27Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆79Updated last month
- ☆22Updated 4 years ago
- ☆50Updated this week
- The Chronos FPGA Framework to accelerate ordered applications☆21Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago