icgrp / pld2022Links
☆15Updated 2 years ago
Alternatives and similar repositories for pld2022
Users that are interested in pld2022 are comparing it to the libraries listed below
Sorting:
- A hardware synthesis framework with multi-level paradigm☆39Updated 5 months ago
- DASS HLS Compiler☆29Updated last year
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆36Updated last month
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆72Updated 6 years ago
- ☆24Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- ☆15Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- ☆13Updated 2 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆14Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 9 months ago
- ☆58Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 5 years ago
- ☆24Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆86Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- CGRA Compilation Framework☆84Updated last year
- ☆30Updated 7 months ago
- ☆41Updated 5 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆55Updated 3 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆92Updated 8 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 weeks ago
- EQueue Dialect☆40Updated 3 years ago
- CGRA framework with vectorization support.☆32Updated this week
- ☆15Updated 3 years ago