UCLA-VAST / TAPA-CSLinks
☆13Updated last year
Alternatives and similar repositories for TAPA-CS
Users that are interested in TAPA-CS are comparing it to the libraries listed below
Sorting:
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 8 months ago
- ☆72Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- ☆10Updated 3 years ago
- ☆62Updated 10 months ago
- ☆16Updated 2 years ago
- ☆42Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆97Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆74Updated last month
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆75Updated 3 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- A research shell for Alveo V80☆23Updated last month
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆177Updated 5 months ago
- MICRO22 artifact evaluation for Sparseloop☆46Updated 3 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆46Updated 6 months ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆48Updated 2 weeks ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆65Updated 5 years ago
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆19Updated 5 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- NeuraLUT-Assemble☆47Updated 5 months ago
- ACM TODAES Best Paper Award, 2022☆32Updated 2 years ago
- ☆30Updated 6 years ago
- ☆32Updated 10 months ago
- ☆32Updated 4 years ago
- ☆20Updated last year
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 7 years ago