cornell-zhang / uptuneLinks
A Generic Distributed Auto-Tuning Infrastructure
☆22Updated 3 years ago
Alternatives and similar repositories for uptune
Users that are interested in uptune are comparing it to the libraries listed below
Sorting:
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- DATuner Repository☆18Updated 6 years ago
- ☆11Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆13Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 9 months ago
- EQueue Dialect☆40Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- ☆10Updated 2 years ago
- ☆29Updated 6 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- ☆35Updated 4 years ago
- ☆71Updated 2 years ago
- ☆24Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated 2 months ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 6 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆15Updated 2 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 2 weeks ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 5 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ☆41Updated 11 months ago
- The programming runtime and interfaces for ARENA.☆14Updated 3 years ago
- ☆15Updated 2 years ago