Alternatives and similar repositories for uptune:

Users that are interested in uptune are comparing it to the libraries listed below

• cornell-zhang / quickest
  QuickEst repository: Quick Estimation of Quality of Results
  ☆26Updated 6 years ago
• cornell-zhang / GraphLily
  A graph linear algebra overlay
  ☆51Updated last year
• cornell-zhang / datuner
  DATuner Repository
  ☆18Updated 6 years ago
• cornell-zhang / SPADE
  ☆11Updated 3 years ago
• zhguanw / lin-analyzer
  A high-level performance analysis tool for FPGA-based accelerators
  ☆20Updated 7 years ago
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆45Updated 3 years ago
• template-hls / template-hls-float
  ☆29Updated 5 years ago
• arc-research-lab / AIM
  AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…
  ☆22Updated 3 weeks ago
• Licheng-Guo / vivado-hls-broadcast-optimization
  [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency
  ☆32Updated 4 years ago
• synergy-noc-generators / Proteus
  ☆10Updated 2 years ago
• cornell-zhang / GLAIVE
  Graph-learning assisted instruction vulnerability estimation published in DATE 2020
  ☆13Updated 4 years ago
• sfu-arch / SpGEMM
  ☆35Updated 4 years ago
• cucapra / EventQueue
  EQueue Dialect
  ☆40Updated 3 years ago
• maeri-project / MAERI_bsv
  MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)
  ☆64Updated 3 years ago
• cornell-zhang / HOGA
  Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
  ☆26Updated 7 months ago
• Xilinx / hydra
  ☆12Updated 3 years ago
• UCLA-VAST / FlexCNN
  ☆71Updated 2 years ago
• SFU-HiAccel / uBench
  [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers
  ☆30Updated 3 years ago
• cornell-brg / hb-pytorch
  Repo to hold HammerBlade PyTorch port. Based on PyTorch v1.4.0
  ☆13Updated 2 years ago
• icgrp / hipr
  ☆15Updated 2 years ago
• MPSLab-ASU / DiRAC
  Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators
  ☆28Updated last year
• UCLA-VAST / soda-compiler
  Stencil with Optimized Dataflow Architecture Compiler
  ☆16Updated 4 years ago
• he-actlab / planaria.code
  ☆25Updated 3 years ago
• Accelergy-Project / processing-in-memory-design
  ☆26Updated last year
• cornell-zhang / HiSparse
  High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS
  ☆90Updated 6 months ago
• harvard-acc / FlexASR
  FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks
  ☆43Updated last month
• maestro-project / confuciux
  ☆33Updated 3 years ago
• Accelergy-Project / timeloop-accelergy-tutorial
  Docker container with tools for the Timeloop/Accelergy tutorial
  ☆22Updated last year
• maestro-project / gamma
  ☆39Updated 9 months ago
• horizon-research / systolic-array-dataflow-optimizer
  A general framework for optimizing DNN dataflow on systolic array
  ☆34Updated 4 years ago