sharc-lab / LightningSimLinks
A fast, accurate trace-based simulator for High-Level Synthesis.
☆69Updated 6 months ago
Alternatives and similar repositories for LightningSim
Users that are interested in LightningSim are comparing it to the libraries listed below
Sorting:
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆63Updated last year
- ☆59Updated 6 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆43Updated 2 weeks ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆25Updated 4 months ago
- ☆58Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆38Updated 10 months ago
- ☆49Updated 3 months ago
- ☆31Updated 11 months ago
- ACM TODAES Best Paper Award, 2022☆28Updated last year
- ☆13Updated 2 years ago
- ☆72Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆59Updated 3 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 2 months ago
- ☆63Updated 5 months ago
- CGRA framework with vectorization support.☆35Updated last week
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- ☆10Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆60Updated 2 months ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- DASS HLS Compiler☆29Updated 2 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆47Updated 2 months ago