sharc-lab / LightningSim
A fast, accurate trace-based simulator for High-Level Synthesis.
☆45Updated last month
Alternatives and similar repositories for LightningSim:
Users that are interested in LightningSim are comparing it to the libraries listed below
- ☆47Updated last month
- ☆24Updated 4 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆32Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆87Updated 5 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 2 weeks ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- ☆57Updated last year
- ☆9Updated 2 years ago
- ☆71Updated 2 years ago
- ACM TODAES Best Paper Award, 2022☆24Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆34Updated 3 years ago
- ☆41Updated 2 weeks ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆68Updated 5 years ago
- An Open-Source Tool for CGRA Accelerators☆59Updated 2 months ago
- The open-sourced version of BOOM-Explorer☆38Updated last year
- Dataset for ML-guided Accelerator Design☆36Updated 4 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆29Updated this week
- EQueue Dialect☆40Updated 3 years ago
- ☆39Updated 8 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 7 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆26Updated 11 months ago
- ☆57Updated last year