UCLA-VAST / Stream-HLSLinks
An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs
☆52Updated 3 months ago
Alternatives and similar repositories for Stream-HLS
Users that are interested in Stream-HLS are comparing it to the libraries listed below
Sorting:
- ☆60Updated 7 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆175Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆76Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆143Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆53Updated 4 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆159Updated this week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆71Updated 7 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 4 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆230Updated 2 years ago
- ☆61Updated this week
- An integrated CGRA design framework☆91Updated 8 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆161Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆25Updated 2 months ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 10 months ago
- ☆60Updated 2 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆165Updated 3 weeks ago
- CGRA Compilation Framework☆88Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆282Updated last year
- ☆13Updated 2 years ago
- CGRA framework with vectorization support.☆39Updated last week
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆34Updated this week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆70Updated 2 weeks ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆25Updated 6 months ago
- A research shell for Alveo V80☆18Updated 3 weeks ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆168Updated 2 years ago