UCLA-VAST / Stream-HLSLinks
An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs
☆47Updated 2 months ago
Alternatives and similar repositories for Stream-HLS
Users that are interested in Stream-HLS are comparing it to the libraries listed below
Sorting:
- ☆59Updated 6 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- ☆49Updated 3 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆63Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- An Open-Source Tool for CGRA Accelerators☆74Updated 3 weeks ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆66Updated last week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- An integrated CGRA design framework☆91Updated 6 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆225Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆59Updated 3 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last month
- An Open-Source Tool for CGRA Accelerators☆25Updated 3 weeks ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆278Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆160Updated last month
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆33Updated this week
- ☆61Updated last week
- CGRA framework with vectorization support.☆35Updated last week
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆59Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆25Updated 4 months ago
- ☆58Updated 2 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆125Updated 2 years ago