An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs
☆66Aug 1, 2025Updated 10 months ago
Alternatives and similar repositories for Stream-HLS
Users that are interested in Stream-HLS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆63Mar 24, 2025Updated last year
- Large-scale medical image processing and reconstruction toolbox☆18Feb 13, 2024Updated 2 years ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆15May 22, 2025Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆190Mar 8, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Allo Accelerator Design and Programming Framework (PLDI'24)☆385May 13, 2026Updated 3 weeks ago
- ☆15May 23, 2024Updated 2 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆18Dec 29, 2024Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆172Mar 12, 2026Updated 2 months ago
- A scalable High-Level Synthesis framework on MLIR☆297May 15, 2024Updated 2 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆26May 23, 2024Updated 2 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆34Nov 12, 2024Updated last year
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆21Dec 10, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆189Jun 3, 2026Updated last week
- Vivado HLS study notes, courses, documents.☆12Dec 7, 2019Updated 6 years ago
- ☆19May 22, 2025Updated last year
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆62Mar 8, 2026Updated 3 months ago
- EQueue Dialect☆43Feb 3, 2022Updated 4 years ago
- ☆17Mar 26, 2025Updated last year
- ☆15Apr 23, 2026Updated last month
- ☆17Aug 29, 2024Updated last year
- ☆137Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆14Jun 26, 2025Updated 11 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆53Mar 31, 2026Updated 2 months ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Mar 23, 2025Updated last year
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆649Updated this week
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Apr 17, 2024Updated 2 years ago
- ☆14Oct 26, 2023Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆32Sep 12, 2025Updated 8 months ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Fork of LLVM to support AMD AIEngine processors☆202Updated this week
- ☆42May 19, 2026Updated 3 weeks ago
- ☆43Apr 7, 2026Updated 2 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆242Dec 8, 2022Updated 3 years ago
- Xilinx Modifications to Halide☆13May 3, 2021Updated 5 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆36Mar 12, 2026Updated 2 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆75Dec 19, 2025Updated 5 months ago