An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs
☆60Aug 1, 2025Updated 7 months ago
Alternatives and similar repositories for Stream-HLS
Users that are interested in Stream-HLS are comparing it to the libraries listed below
Sorting:
- ☆62Mar 24, 2025Updated 11 months ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆352Feb 8, 2026Updated 3 weeks ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆182Aug 16, 2025Updated 6 months ago
- Large-scale medical image processing and reconstruction toolbox☆18Feb 13, 2024Updated 2 years ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆13May 22, 2025Updated 9 months ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated 11 months ago
- ☆13May 23, 2024Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆24May 23, 2024Updated last year
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Nov 12, 2024Updated last year
- A scalable High-Level Synthesis framework on MLIR☆289May 15, 2024Updated last year
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆16Dec 29, 2024Updated last year
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆19Dec 10, 2024Updated last year
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- ☆41Oct 9, 2025Updated 4 months ago
- ☆126Updated this week
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆166Updated this week
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆13Jun 26, 2025Updated 8 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Mar 23, 2025Updated 11 months ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆18Aug 5, 2022Updated 3 years ago
- ☆40Jun 30, 2025Updated 8 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆48Updated this week
- Vivado HLS study notes, courses, documents.☆12Dec 7, 2019Updated 6 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Oct 23, 2018Updated 7 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆164Updated this week
- ☆14Oct 14, 2025Updated 4 months ago
- ☆29Oct 4, 2017Updated 8 years ago
- ☆17May 22, 2025Updated 9 months ago
- Graph Learning at Scale: Characterizing and Optimizing Pre-Propagation GNNs (MLSys'25)☆17Apr 4, 2025Updated 10 months ago
- Xilinx Modifications to Halide☆14May 3, 2021Updated 4 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆14Nov 15, 2022Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Dec 19, 2025Updated 2 months ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆59Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆239Dec 8, 2022Updated 3 years ago
- A research shell for Alveo V80☆25Dec 17, 2025Updated 2 months ago
- ☆16Aug 29, 2024Updated last year
- Fork of LLVM to support AMD AIEngine processors☆189Updated this week
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Feb 22, 2026Updated last week
- ☆17Mar 26, 2025Updated 11 months ago