priyanka-raina / dnn-accelerator

Related projects ⓘ

Alternatives and complementary repositories for dnn-accelerator

• kartik-hegde / mindmappings
  A reference implementation of the Mind Mappings Framework.
  ☆28Updated 2 years ago
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆44Updated 2 years ago
• UCLA-VAST / FlexCNN
  ☆70Updated last year
• DNN-Accelerators / Open-Source-IPs
  ☆32Updated 5 years ago
• sharc-lab / HLSFactory
  HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond
  ☆19Updated this week
• UIUC-ChenLab / Nimblock
  ☆10Updated last year
• harvard-acc / ESP_Systolic_Array_Accelerator
  ☆3Updated 3 years ago
• diwu1990 / uSystolic-Sim
  A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.
  ☆65Updated 3 years ago
• scalesim-project / krittika
  Heterogenous ML accelerator
  ☆16Updated last month
• gicLAB / SECDA
  ☆18Updated last year
• awai54st / Logic-Shrinkage
  ☆20Updated 2 years ago
• he-actlab / planaria.code
  ☆25Updated 3 years ago
• template-hls / template-hls-float
  ☆27Updated 5 years ago
• Xilinx / hydra
  ☆12Updated 2 years ago
• sfu-arch / SpGEMM
  ☆33Updated 3 years ago
• hyoukjun / microswitch-noc
  ☆22Updated 5 years ago
• Accelergy-Project / processing-in-memory-design
  ☆24Updated 7 months ago
• MPSLab-ASU / DiRAC
  Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators
  ☆28Updated last year
• suchandler96 / gem5-NVDLA
  ☆21Updated last month
• sharc-lab / LightningSim
  A fast, accurate trace-based simulator for High-Level Synthesis.
  ☆36Updated 6 months ago
• SFU-HiAccel / uBench
  [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers
  ☆29Updated 2 years ago
• PolyArch / dsagen2
  Domain-Specific Architecture Generator 2
  ☆20Updated 2 years ago
• CASR-HKU / DPACS
  ☆18Updated last year
• CASR-HKU / AGNA-FCCM2023
  ☆12Updated 11 months ago
• DPCEKY / systolic-array
  HLS implemented systolic array structure
  ☆41Updated 7 years ago
• pgroupATusc / GraphACT
  Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".
  ☆10Updated 4 years ago
• harvard-acc / FlexASR
  FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks
  ☆42Updated 2 years ago
• cornell-zhang / GLAIVE
  Graph-learning assisted instruction vulnerability estimation published in DATE 2020
  ☆13Updated 3 years ago
• arc-research-lab / AIM
  AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…
  ☆21Updated last month
• jgoeders / dac_sdc_2020_designs
  Designs for finalist teams of the DAC System Design Contest
  ☆35Updated 4 years ago