priyanka-raina / dnn-accelerator
☆13Updated 4 years ago
Related projects: ⓘ
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆26Updated last year
- A reference implementation of the Mind Mappings Framework.☆26Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- ☆65Updated last year
- Heterogenous ML accelerator☆15Updated 5 months ago
- Domain-Specific Architecture Generator 2☆20Updated last year
- ☆31Updated 3 years ago
- ☆9Updated last year
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆14Updated 6 months ago
- ☆12Updated 2 years ago
- ☆21Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- ☆3Updated 3 years ago
- Documentation for the entire CGRAFlow☆17Updated 3 years ago
- ☆32Updated 5 years ago
- ☆27Updated 5 years ago
- DASS HLS Compiler☆26Updated 11 months ago
- ☆25Updated 2 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆60Updated 2 years ago
- ☆21Updated 5 months ago
- ☆30Updated 3 years ago
- ☆23Updated 4 months ago
- ☆32Updated 2 months ago
- ☆11Updated 9 months ago
- ☆16Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- ☆20Updated last year
- ☆11Updated 2 years ago
- ☆15Updated last year