Alternatives and similar repositories for dnn-accelerator:

Users that are interested in dnn-accelerator are comparing it to the libraries listed below

• kartik-hegde / mindmappings
  A reference implementation of the Mind Mappings Framework.
  ☆29Updated 3 years ago
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆45Updated 2 years ago
• UCLA-VAST / FlexCNN
  ☆71Updated 2 years ago
• MPSLab-ASU / DiRAC
  Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators
  ☆28Updated last year
• sfu-arch / SpGEMM
  ☆35Updated 3 years ago
• PolyArch / dsagen2
  Domain-Specific Architecture Generator 2
  ☆21Updated 2 years ago
• cornell-zhang / GLAIVE
  Graph-learning assisted instruction vulnerability estimation published in DATE 2020
  ☆13Updated 4 years ago
• Accelergy-Project / processing-in-memory-design
  ☆25Updated 11 months ago
• Xilinx / hydra
  ☆12Updated 3 years ago
• he-actlab / planaria.code
  ☆25Updated 3 years ago
• maestro-project / gamma
  ☆39Updated 8 months ago
• synergy-noc-generators / Proteus
  ☆9Updated 2 years ago
• ucb-bar / AuRORA
  Virtualized Accelerator Orchestration for Multi-Tenant Workloads
  ☆11Updated 4 months ago
• template-hls / template-hls-float
  ☆28Updated 5 years ago
• scalesim-project / krittika
  Heterogenous ML accelerator
  ☆18Updated 5 months ago
• maestro-project / confuciux
  ☆33Updated 3 years ago
• hngenc / stellar
  ☆25Updated 4 months ago
• DNN-Accelerators / Open-Source-IPs
  ☆33Updated 6 years ago
• jgoeders / dac_sdc_2020_designs
  Designs for finalist teams of the DAC System Design Contest
  ☆36Updated 4 years ago
• UIUC-ChenLab / Nimblock
  ☆11Updated last year
• tancheng / CGRA-Bench
  ☆14Updated 2 years ago
• diwu1990 / uSystolic-Sim
  A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.
  ☆70Updated 3 years ago
• union-codesign / union
  ☆15Updated 3 years ago
• harvard-acc / ESP_Systolic_Array_Accelerator
  ☆3Updated 3 years ago
• sharc-lab / LightningSim
  A fast, accurate trace-based simulator for High-Level Synthesis.
  ☆45Updated this week
• BradMcDanel / multiplication-free-dnn
  ☆10Updated 5 years ago
• harvard-acc / FlexASR
  FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks
  ☆42Updated last month
• Blaok / soda
  Stencil with Optimized Dataflow Architecture
  ☆12Updated last year
• sharc-lab / HLSFactory
  HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond
  ☆33Updated 2 weeks ago
• pgroupATusc / GraphACT
  Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".
  ☆10Updated 4 years ago