☆15Jul 7, 2020Updated 6 years ago
Alternatives and similar repositories for dnn-accelerator
Users that are interested in dnn-accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12Apr 28, 2026Updated 6 months ago
- Major project - kannada LLM for farmers☆12May 20, 2024Updated 2 years ago
- Tool for optimize CNN blocking☆96Mar 22, 2020Updated 6 years ago
- ☆29Jun 10, 2019Updated 7 years ago
- A codebase accompanying the paper "Improving Performance Estimation for FPGA-based Accelerators for Convolutional Neural Networks", by Fe…☆13May 27, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆17Aug 25, 2023Updated 3 years ago
- ☆29Nov 5, 2021Updated 5 years ago
- ☆32Aug 21, 2021Updated 5 years ago
- Learning A Continuous and Reconstructible Latent Space for Hardware Accelerator Design☆12Mar 20, 2023Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆65Dec 3, 2021Updated 4 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆63Mar 17, 2022Updated 4 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 7 years ago
- ☆73Feb 16, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆13Jun 20, 2023Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43May 24, 2020Updated 6 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- ☆45Jun 30, 2024Updated 2 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Jan 3, 2022Updated 4 years ago
- ☆21Nov 18, 2024Updated last year
- ☆10Jun 28, 2019Updated 7 years ago
- ☆20Aug 9, 2022Updated 4 years ago
- standalone cacti estimator plug-in for accelergy☆10Feb 7, 2026Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Updated this week
- ForSyDe's Haskell-embedded Domain Specific Language☆13Sep 15, 2026Updated last month
- An AVR Arduino bootloader that supports uploads over Ethernet (via TFTP) and Serial.☆14Mar 25, 2022Updated 4 years ago
- HLS branch of Halide☆78Jul 6, 2018Updated 8 years ago
- ☆20Mar 21, 2023Updated 3 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Synopsys tools.☆16Jun 28, 2025Updated last year
- ☆14Nov 18, 2025Updated 11 months ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11Nov 5, 2019Updated 7 years ago
- Code for: Algorithm-hardware co-design of neuromorphic networks with dual memory pathways☆17Sep 18, 2026Updated last month
- ☆23Feb 18, 2025Updated last year
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 5 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Updated this week
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- iEDA water-drop training initiative☆14Sep 10, 2024Updated 2 years ago