ucb-bar / MoCA
☆22Updated last year
Alternatives and similar repositories for MoCA:
Users that are interested in MoCA are comparing it to the libraries listed below
- ☆25Updated 3 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆44Updated last month
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆31Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆77Updated last year
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆17Updated 9 months ago
- Heterogenous ML accelerator☆16Updated 3 months ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆31Updated last year
- ☆16Updated 2 years ago
- ☆19Updated last month
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 5 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆47Updated this week
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 3 years ago
- ☆11Updated last year
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 3 months ago
- ☆37Updated 6 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆46Updated this week
- ☆48Updated 6 months ago
- ☆23Updated last year
- EQueue Dialect☆39Updated 2 years ago
- NeuPIMs Simulator☆65Updated 6 months ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆16Updated last month
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆38Updated last week
- Processing in Memory Emulation☆18Updated last year
- ☆18Updated 2 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆67Updated 3 years ago
- ☆104Updated 6 months ago