☆28Feb 26, 2023Updated 3 years ago
Alternatives and similar repositories for MoCA
Users that are interested in MoCA are comparing it to the libraries listed below
Sorting:
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Nov 17, 2024Updated last year
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- ☆13Jun 20, 2023Updated 2 years ago
- ☆29Nov 5, 2021Updated 4 years ago
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆19May 26, 2021Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆64Oct 14, 2025Updated 4 months ago
- ☆26Oct 6, 2023Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆50Jan 2, 2025Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆72Dec 29, 2025Updated 2 months ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- ☆49Apr 22, 2021Updated 4 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆13Dec 9, 2024Updated last year
- Securing Deep Spiking Neural Networks against Adversarial Attacks through Inherent Structural Parameters☆13Aug 15, 2022Updated 3 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆459Feb 19, 2026Updated 2 weeks ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- ☆60Aug 4, 2023Updated 2 years ago
- Artifacts of EVT ASPLOS'24☆29Mar 6, 2024Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆187Jan 8, 2026Updated last month
- ☆10Jan 25, 2023Updated 3 years ago
- ☆13Aug 1, 2024Updated last year
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- ☆13Jul 11, 2023Updated 2 years ago
- Neural Network Accelerator Simulator☆12May 19, 2016Updated 9 years ago
- Victima is a new software-transparent technique that greatly extends the address translation reach of modern processors by leveraging the…☆32Oct 13, 2023Updated 2 years ago
- ☆33Nov 6, 2024Updated last year
- ☆15Jul 7, 2020Updated 5 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Jan 17, 2025Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Dec 19, 2025Updated 2 months ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Feb 18, 2022Updated 4 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆233Aug 24, 2020Updated 5 years ago
- ☆32Aug 21, 2021Updated 4 years ago
- ☆17May 9, 2022Updated 3 years ago
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆18Updated this week
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Jan 3, 2022Updated 4 years ago
- ☆14Jan 24, 2023Updated 3 years ago