pku-liang / popaLinks
A unified programming framework for high and portable performance across FPGAs and GPUs
☆11Updated 9 months ago
Alternatives and similar repositories for popa
Users that are interested in popa are comparing it to the libraries listed below
Sorting:
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆21Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- EQueue Dialect☆41Updated 3 years ago
- ☆18Updated 2 months ago
- agile hardware-software co-design☆52Updated 4 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- ☆13Updated 4 years ago
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Updated last year
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)☆55Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆119Updated 3 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆31Updated last year
- Artifacts of EVT ASPLOS'24☆28Updated last year
- ☆14Updated 4 years ago
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆13Updated last month
- ☆17Updated 9 months ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Updated 3 years ago
- ☆28Updated 2 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆18Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆65Updated last year
- Data-Centric MLIR dialect☆44Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆34Updated 11 months ago