pku-liang / popaLinks
A unified programming framework for high and portable performance across FPGAs and GPUs
☆11Updated 3 months ago
Alternatives and similar repositories for popa
Users that are interested in popa are comparing it to the libraries listed below
Sorting:
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆21Updated 7 months ago
- agile hardware-software co-design☆48Updated 3 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆28Updated 5 months ago
- ☆13Updated 3 years ago
- ☆17Updated last month
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- ☆21Updated 4 months ago
- ☆18Updated last week
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 6 months ago
- ☆14Updated 2 months ago
- EQueue Dialect☆40Updated 3 years ago
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆11Updated last month
- HeteroCL-MLIR dialect for accelerator design☆41Updated 9 months ago
- ☆14Updated 3 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆19Updated last year
- A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches☆15Updated 6 years ago
- ☆15Updated 2 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆24Updated last year
- ☆25Updated last year
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- ☆26Updated 3 years ago
- TiledKernel is a code generation library based on macro kernels and memory hierarchy graph data structure.☆19Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆12Updated 3 months ago
- ☆22Updated 2 years ago
- ☆28Updated 2 years ago
- ☆12Updated 7 months ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆15Updated 8 months ago