pku-liang / popaLinks
A unified programming framework for high and portable performance across FPGAs and GPUs
☆11Updated 4 months ago
Alternatives and similar repositories for popa
Users that are interested in popa are comparing it to the libraries listed below
Sorting:
- ☆18Updated last month
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆13Updated 2 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆21Updated 9 months ago
- EQueue Dialect☆40Updated 3 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- ☆13Updated 3 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 8 months ago
- agile hardware-software co-design☆50Updated 3 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆28Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 6 months ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 10 months ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆15Updated 9 months ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- ☆21Updated 5 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆14Updated 3 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- ☆25Updated last month
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆29Updated 3 years ago
- MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)☆53Updated last year
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆114Updated 2 years ago
- ☆23Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- Artifacts of EVT ASPLOS'24☆26Updated last year
- ☆14Updated 2 years ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆62Updated last year
- ☆17Updated 4 months ago
- ☆28Updated 2 years ago