pku-liang / popa
A unified programming framework for high and portable performance across FPGAs and GPUs
☆11Updated 3 weeks ago
Alternatives and similar repositories for popa:
Users that are interested in popa are comparing it to the libraries listed below
- agile hardware-software co-design☆46Updated 3 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆10Updated this week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆27Updated 3 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆20Updated 5 months ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- ☆13Updated 3 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆23Updated last year
- ☆14Updated 3 weeks ago
- ☆14Updated 3 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 6 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 7 months ago
- ☆18Updated last week
- ☆21Updated 2 months ago
- Fibertree emulator☆12Updated 5 months ago
- ☆25Updated 3 years ago
- ☆24Updated 4 years ago
- MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)☆49Updated 10 months ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆18Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 4 months ago
- Heron: Automatically Constrained High-Performance Library Generation for Deep Learning Accelerators☆19Updated last year
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆13Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated 7 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆18Updated 2 months ago