UCLA-VAST / GNN-DSELinks
DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"
☆40Updated last year
Alternatives and similar repositories for GNN-DSE
Users that are interested in GNN-DSE are comparing it to the libraries listed below
Sorting:
- ACM TODAES Best Paper Award, 2022☆25Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 9 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- Dataset for ML-guided Accelerator Design☆37Updated 6 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- ☆16Updated 3 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆19Updated last year
- ☆17Updated 2 years ago
- ☆10Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆53Updated 2 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆46Updated 2 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆50Updated 3 weeks ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 2 weeks ago
- This is a python repo for flattening Verilog☆16Updated 3 weeks ago
- ☆13Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- An HBM FPGA based SpMV Accelerator☆12Updated 9 months ago
- The open-sourced version of BOOM-Explorer☆40Updated 2 years ago
- ☆35Updated 4 years ago
- ☆29Updated 7 months ago
- agile hardware-software co-design☆47Updated 3 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆36Updated 2 years ago
- ☆52Updated last week
- ☆24Updated last year
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year