UCLA-VAST / GNN-DSELinks
DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"
☆40Updated last year
Alternatives and similar repositories for GNN-DSE
Users that are interested in GNN-DSE are comparing it to the libraries listed below
Sorting:
- ACM TODAES Best Paper Award, 2022☆26Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated last year
- ☆16Updated 3 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆52Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 5 months ago
- Dataset for ML-guided Accelerator Design☆37Updated 9 months ago
- ☆16Updated 2 years ago
- ☆57Updated 5 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆39Updated last week
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- This is a repo to store circuit design datasets☆19Updated last year
- ☆19Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 6 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- An HBM FPGA based SpMV Accelerator☆13Updated 11 months ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆68Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 7 months ago
- ☆53Updated 2 months ago
- EQueue Dialect☆40Updated 3 years ago