UCLA-VAST / GNN-DSELinks
DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"
☆40Updated last year
Alternatives and similar repositories for GNN-DSE
Users that are interested in GNN-DSE are comparing it to the libraries listed below
Sorting:
- ACM TODAES Best Paper Award, 2022☆25Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated 10 months ago
- ☆16Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆50Updated 3 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 6 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆80Updated 11 months ago
- ☆30Updated 8 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- Dataset for ML-guided Accelerator Design☆37Updated 7 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- ☆56Updated 3 months ago
- ☆10Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆60Updated 2 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated last month
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆44Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- ☆25Updated last year
- ☆52Updated last month
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆93Updated 9 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 9 months ago
- An HBM FPGA based SpMV Accelerator☆13Updated 10 months ago
- EQueue Dialect☆40Updated 3 years ago
- ☆18Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago