UCLA-VAST / GNN-DSELinks
DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"
☆40Updated last year
Alternatives and similar repositories for GNN-DSE
Users that are interested in GNN-DSE are comparing it to the libraries listed below
Sorting:
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆31Updated last year
- ACM TODAES Best Paper Award, 2022☆28Updated last year
- ☆16Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 8 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆52Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- ☆19Updated 2 years ago
- ☆53Updated 3 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆61Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 5 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆20Updated 10 months ago
- An HBM FPGA based SpMV Accelerator☆14Updated last year
- ☆16Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆38Updated 9 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆40Updated last week
- ☆10Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆59Updated 3 years ago
- ☆24Updated last year
- ☆36Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆61Updated 11 months ago
- ☆58Updated 5 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆58Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 8 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago