UCLA-VAST / GNN-DSE
DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"
☆40Updated last year
Alternatives and similar repositories for GNN-DSE:
Users that are interested in GNN-DSE are comparing it to the libraries listed below
- ACM TODAES Best Paper Award, 2022☆23Updated last year
- ☆16Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 8 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated 11 months ago
- Dataset for ML-guided Accelerator Design☆36Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆46Updated 7 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆44Updated last month
- ☆50Updated last month
- This is a python repo for flattening Verilog☆16Updated 3 weeks ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- The open-sourced version of BOOM-Explorer☆39Updated last year
- ☆35Updated 4 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆34Updated last week
- ☆25Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆18Updated 11 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 2 months ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated last month
- ☆10Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 7 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆29Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 9 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago