UCLA-VAST / GNN-DSELinks
DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"
☆40Updated last year
Alternatives and similar repositories for GNN-DSE
Users that are interested in GNN-DSE are comparing it to the libraries listed below
Sorting:
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated 11 months ago
- ACM TODAES Best Paper Award, 2022☆25Updated last year
- ☆16Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 6 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆67Updated 4 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- An HBM FPGA based SpMV Accelerator☆13Updated 11 months ago
- Dataset for ML-guided Accelerator Design☆37Updated 8 months ago
- ☆56Updated 4 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 9 months ago
- ☆52Updated 2 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆94Updated 10 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- ☆10Updated 2 years ago
- This is a repo to store circuit design datasets☆19Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆46Updated 3 years ago
- agile hardware-software co-design☆50Updated 3 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- ☆19Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 2 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 5 months ago