pku-liang / TensorLibLinks
A Spatial Accelerator Generation Framework for Tensor Algebra.
☆60Updated 3 years ago
Alternatives and similar repositories for TensorLib
Users that are interested in TensorLib are comparing it to the libraries listed below
Sorting:
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆86Updated last year
- ☆72Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆60Updated 3 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 7 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- A DSL for Systolic Arrays☆82Updated 6 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- ☆37Updated 6 months ago
- RTL implementation of Flex-DPE.☆113Updated 5 years ago
- ☆59Updated 7 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆67Updated last month
- ☆36Updated 4 years ago
- ☆32Updated 11 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- ☆41Updated last year
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 7 years ago
- ☆35Updated 5 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- ☆35Updated this week
- ☆35Updated 6 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆67Updated 3 weeks ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated last week