A Spatial Accelerator Generation Framework for Tensor Algebra.
☆63Dec 3, 2021Updated 4 years ago
Alternatives and similar repositories for TensorLib
Users that are interested in TensorLib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆88Apr 28, 2024Updated 2 years ago
- agile hardware-software co-design☆53Dec 12, 2021Updated 4 years ago
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆124Oct 26, 2022Updated 3 years ago
- Automatic Schedule Exploration and Optimization Framework for Tensor Computations☆184Apr 25, 2022Updated 4 years ago
- ☆15Jul 7, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆32Aug 21, 2021Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Aug 28, 2023Updated 2 years ago
- A DSL for Systolic Arrays☆86Dec 14, 2018Updated 7 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Sep 22, 2018Updated 7 years ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆68Apr 12, 2024Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆241Dec 8, 2022Updated 3 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Fibertree emulator☆17Nov 4, 2024Updated last year
- ☆63Aug 4, 2023Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆100Sep 27, 2024Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 2 years ago
- Domain-Specific Architecture Generator 2☆24Oct 2, 2022Updated 3 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆99Oct 2, 2021Updated 4 years ago
- ☆15Jun 14, 2022Updated 3 years ago
- Eyeriss chip simulator☆40Mar 6, 2020Updated 6 years ago
- ☆45Jun 30, 2024Updated last year
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆338Apr 20, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆85Apr 26, 2026Updated 3 weeks ago
- Berkeley's Spatial Array Generator☆1,317Mar 29, 2026Updated last month
- Tool for optimize CNN blocking☆95Mar 22, 2020Updated 6 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- A intelligent matrix format designer for SpMV☆10Oct 10, 2023Updated 2 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- ☆13Jan 7, 2025Updated last year
- EQueue Dialect☆42Feb 3, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- Matrix Multiplication in Hardware☆16Jun 3, 2020Updated 5 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆50Nov 12, 2024Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆190Mar 8, 2026Updated 2 months ago
- Simulator for BitFusion☆102Aug 6, 2020Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆123May 5, 2023Updated 3 years ago
- ☆10Oct 8, 2021Updated 4 years ago