dillonhuff / clockworkLinks
A polyhedral compiler for hardware accelerators
☆59Updated last year
Alternatives and similar repositories for clockwork
Users that are interested in clockwork are comparing it to the libraries listed below
Sorting:
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆52Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- ☆87Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated this week
- ☆61Updated last week
- ☆24Updated 5 years ago
- ☆37Updated 4 years ago
- A hardware synthesis framework with multi-level paradigm☆42Updated 10 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- Next generation CGRA generator☆116Updated this week
- ☆82Updated 9 months ago
- Floating point modules for CHISEL☆30Updated 11 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 5 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Updated last week
- A DSL for Systolic Arrays☆82Updated 6 years ago
- ILA Model Database☆24Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- ☆30Updated 6 years ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- Stencil with Optimized Dataflow Architecture☆17Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆35Updated this week
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- ☆16Updated 2 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆60Updated 2 years ago