dillonhuff / clockworkLinks
A polyhedral compiler for hardware accelerators
☆59Updated last year
Alternatives and similar repositories for clockwork
Users that are interested in clockwork are comparing it to the libraries listed below
Sorting:
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- ☆87Updated last year
- ☆62Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- Next generation CGRA generator☆118Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated 2 weeks ago
- A hardware synthesis framework with multi-level paradigm☆44Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆30Updated 6 years ago
- ☆24Updated 5 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- ☆82Updated 11 months ago
- ☆60Updated 2 years ago
- ☆36Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆17Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated 3 weeks ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆61Updated 7 months ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 7 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Updated 3 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- ILA Model Database☆24Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year