A polyhedral compiler for hardware accelerators
☆59Jul 24, 2024Updated last year
Alternatives and similar repositories for clockwork
Users that are interested in clockwork are comparing it to the libraries listed below
Sorting:
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- ☆104Jun 27, 2022Updated 3 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated last year
- ☆82Feb 7, 2025Updated last year
- ☆30Oct 16, 2022Updated 3 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- ☆11Sep 14, 2020Updated 5 years ago
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Feb 8, 2026Updated 2 weeks ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆239Dec 8, 2022Updated 3 years ago
- ☆60Aug 4, 2023Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆182Aug 16, 2025Updated 6 months ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 4 years ago
- ☆16Feb 20, 2026Updated last week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Apr 20, 2024Updated last year
- ☆12Jul 20, 2022Updated 3 years ago
- Public repository for the 2019 Parallel Functional Programming course at DIKU☆15Jan 13, 2020Updated 6 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- PolyMage is a domain-specific language and optimizing code generator for auto-parallelisation☆14Jul 15, 2016Updated 9 years ago
- Skeletonide is a parallel implementation of Zhang-Suen morphological thinning algorithm written in Halide-lang. Use it for fast skeletoni…☆14Oct 21, 2020Updated 5 years ago
- ☆25May 9, 2019Updated 6 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆98Jan 29, 2026Updated last month
- Next generation CGRA generator☆118Feb 14, 2026Updated 2 weeks ago
- ☆62Updated this week
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- Time-sensitive affine types for predictable hardware generation☆148Jan 5, 2026Updated last month
- Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter☆17Jul 5, 2017Updated 8 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆581Updated this week
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 4 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago