dillonhuff / clockworkLinks
A polyhedral compiler for hardware accelerators
☆59Updated 11 months ago
Alternatives and similar repositories for clockwork
Users that are interested in clockwork are comparing it to the libraries listed below
Sorting:
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- A hardware synthesis framework with multi-level paradigm☆40Updated 6 months ago
- DASS HLS Compiler☆29Updated last year
- ☆86Updated last year
- ☆24Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆58Updated last year
- A DSL for Systolic Arrays☆80Updated 6 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 9 months ago
- ☆36Updated 4 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆112Updated last year
- ☆81Updated 5 months ago
- ☆59Updated this week
- ILA Model Database☆23Updated 4 years ago
- CGRA framework with vectorization support.☆32Updated this week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 3 weeks ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated this week
- Next generation CGRA generator☆112Updated this week
- EQueue Dialect☆40Updated 3 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- CGRA Compilation Framework☆85Updated last year
- ☆29Updated 6 years ago
- ☆15Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆125Updated 5 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 9 months ago
- ☆92Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago