Alternatives and similar repositories for clockwork:

Users that are interested in clockwork are comparing it to the libraries listed below

• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆49Updated last year
• pku-liang / Hector
  A hardware synthesis framework with multi-level paradigm
  ☆38Updated 4 months ago
• jianyicheng / DSS
  DASS HLS Compiler
  ☆29Updated last year
• sfu-arch / SpGEMM
  ☆35Updated 4 years ago
• lana555 / dynamatic
  ☆86Updated last year
• StanfordAHA / Halide-to-Hardware_archive
  ☆81Updated 3 months ago
• tancheng / mlir-cgra
  An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
  ☆58Updated 7 months ago
• sld-columbia / hl5
  A 32-bit RISC-V Processor Designed with High-Level Synthesis
  ☆52Updated 5 years ago
• bespoke-silicon-group / bsg_bladerunner
  Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
  ☆40Updated 3 weeks ago
• KastnerRG / Spector-HLS
  Contains FPGA benchmarks for Vivado HLS and Catapult HLS
  ☆26Updated 4 years ago
• StanfordAHA / aha
  ☆58Updated this week
• sfu-arch / muir
  ☆24Updated 4 years ago
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆40Updated 7 months ago
• icgrp / pld2022
  ☆15Updated 2 years ago
• icgrp / hipr
  ☆15Updated 2 years ago
• StanfordAHA / lake
  Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…
  ☆21Updated this week
• Xilinx / merlin-compiler
  ☆57Updated last year
• Licheng-Guo / vivado-hls-broadcast-optimization
  [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency
  ☆32Updated 4 years ago
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆106Updated last year
• tancheng / VectorCGRA
  CGRA framework with vectorization support.
  ☆29Updated this week
• StanfordAHA / garnet
  Next generation CGRA generator
  ☆111Updated this week
• cucapra / EventQueue
  EQueue Dialect
  ☆40Updated 3 years ago
• template-hls / template-hls-float
  ☆29Updated 6 years ago
• Xilinx / mlir-xten
  ☆15Updated this week
• UIUC-ChenLab / rip
  ☆16Updated 7 years ago
• hngenc / systolic-array
  A DSL for Systolic Arrays
  ☆79Updated 6 years ago
• whatmough / CHIPKIT
  CHIPKIT: An agile, reusable open-source framework for rapid test chip development
  ☆41Updated 4 years ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆30Updated 2 years ago
• pku-liang / ksim
  ☆40Updated 3 months ago
• Xilinx / mlir-air
  ☆95Updated this week