dillonhuff / clockworkLinks
A polyhedral compiler for hardware accelerators
☆59Updated last year
Alternatives and similar repositories for clockwork
Users that are interested in clockwork are comparing it to the libraries listed below
Sorting:
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- ☆61Updated this week
- ☆87Updated last year
- A hardware synthesis framework with multi-level paradigm☆41Updated 9 months ago
- ☆59Updated 2 years ago
- ☆82Updated 8 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- Next generation CGRA generator☆115Updated this week
- ☆36Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆24Updated 4 years ago
- ☆16Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- ILA Model Database☆24Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- ☆104Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- ☆15Updated 3 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- ☆30Updated 6 years ago