A polyhedral compiler for hardware accelerators
☆59Jul 24, 2024Updated last year
Alternatives and similar repositories for clockwork
Users that are interested in clockwork are comparing it to the libraries listed below
Sorting:
- ☆105Jun 27, 2022Updated 3 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Mar 13, 2026Updated last week
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 4 years ago
- ☆82Feb 7, 2025Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- ☆30Oct 16, 2022Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated last year
- ☆17Mar 13, 2026Updated last week
- ☆11Sep 14, 2020Updated 5 years ago
- ☆61Aug 4, 2023Updated 2 years ago
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆185Mar 8, 2026Updated last week
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆240Dec 8, 2022Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆149Jan 5, 2026Updated 2 months ago
- ☆24Nov 10, 2020Updated 5 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆340Apr 20, 2024Updated last year
- ☆62Updated this week
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- ☆37Jun 1, 2022Updated 3 years ago
- PolyMage is a domain-specific language and optimizing code generator for auto-parallelisation☆14Jul 15, 2016Updated 9 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Oct 8, 2018Updated 7 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆587Updated this week
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆98Jan 29, 2026Updated last month
- Next generation CGRA generator☆119Mar 13, 2026Updated last week
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- ☆25May 9, 2019Updated 6 years ago
- ☆40Sep 17, 2021Updated 4 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- Pono: A flexible and extensible SMT-based model checker☆118Mar 3, 2026Updated 2 weeks ago
- Skeletonide is a parallel implementation of Zhang-Suen morphological thinning algorithm written in Halide-lang. Use it for fast skeletoni…☆14Oct 21, 2020Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- A domain-specific language and compiler for image processing☆77Mar 20, 2021Updated 5 years ago