UCLA-VAST / AutoDSE
ACM TODAES Best Paper Award, 2022
☆24Updated last year
Alternatives and similar repositories for AutoDSE:
Users that are interested in AutoDSE are comparing it to the libraries listed below
- ☆9Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated this week
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆13Updated 6 months ago
- ☆71Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆32Updated last week
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆47Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago
- ☆16Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆89Updated 5 months ago
- ☆34Updated 3 years ago
- CGRA framework with vectorization support.☆27Updated this week
- ☆39Updated 8 months ago
- ☆24Updated 4 months ago
- ☆3Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 3 weeks ago
- ☆23Updated 7 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆57Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- ☆26Updated 11 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 2 weeks ago
- agile hardware-software co-design☆47Updated 3 years ago
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆11Updated last year
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆20Updated 4 months ago