UCLA-VAST / AutoDSE
ACM TODAES Best Paper Award, 2022
☆24Updated last year
Related projects ⓘ
Alternatives and complementary repositories for AutoDSE
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆37Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆66Updated 3 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆79Updated last month
- ☆35Updated 7 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆34Updated 6 months ago
- A reference implementation of the Mind Mappings Framework.☆27Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- ☆15Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆31Updated 7 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- agile hardware-software co-design☆44Updated 2 years ago
- ☆10Updated last year
- ☆23Updated 3 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- ☆33Updated 4 months ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆26Updated 3 months ago
- MICRO22 artifact evaluation for Sparseloop☆38Updated 2 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆19Updated 11 months ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆55Updated last month
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆52Updated 2 months ago
- ☆25Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆56Updated 2 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆21Updated 2 months ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆40Updated last year
- ☆24Updated 6 months ago