UCLA-VAST / AutoDSE
ACM TODAES Best Paper Award, 2022
☆24Updated last year
Alternatives and similar repositories for AutoDSE:
Users that are interested in AutoDSE are comparing it to the libraries listed below
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆28Updated 3 weeks ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆42Updated last week
- ☆9Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 6 months ago
- ☆42Updated this week
- ☆16Updated 3 years ago
- An HBM FPGA based SpMV Accelerator☆12Updated 5 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆57Updated 4 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆25Updated 10 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- CGRA framework with vectorization support.☆25Updated this week
- ☆71Updated 2 years ago
- ☆34Updated 3 years ago
- ☆39Updated 7 months ago
- ☆57Updated last year
- ☆53Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Dataset for ML-guided Accelerator Design☆34Updated 3 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated this week
- A graph linear algebra overlay☆51Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆70Updated 2 years ago
- ☆11Updated last year