UCLA-VAST / soda
Stencil with Optimized Dataflow Architecture
☆15Updated last year
Alternatives and similar repositories for soda:
Users that are interested in soda are comparing it to the libraries listed below
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆27Updated 5 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 7 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 8 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 8 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆37Updated 6 months ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Updated 7 years ago
- Integration test for entire CGRA flow☆12Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- ☆35Updated 3 years ago
- ☆16Updated 6 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- DASS HLS Compiler☆29Updated last year
- ☆15Updated 2 years ago
- ☆57Updated last year
- HLS for Networks-on-Chip☆33Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated last month
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- CGRA framework with vectorization support.☆28Updated this week
- Project repo for the POSH on-chip network generator☆44Updated last week
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- ☆86Updated last year