UCLA-VAST / sodaLinks
Stencil with Optimized Dataflow Architecture
☆16Updated last year
Alternatives and similar repositories for soda
Users that are interested in soda are comparing it to the libraries listed below
Sorting:
- DASS HLS Compiler☆29Updated last year
- ☆30Updated 6 years ago
- Next generation CGRA generator☆113Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆87Updated last year
- ☆81Updated 6 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- ☆58Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- ☆59Updated this week
- Falcon Merlin Compiler☆41Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆42Updated 2 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- CGRA framework with vectorization support.☆34Updated this week
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- Project repo for the POSH on-chip network generator☆49Updated 4 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- A DSL for Systolic Arrays☆80Updated 6 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 7 months ago
- ☆15Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago