UCLA-VAST / sodaLinks
Stencil with Optimized Dataflow Architecture
☆17Updated last year
Alternatives and similar repositories for soda
Users that are interested in soda are comparing it to the libraries listed below
Sorting:
- DASS HLS Compiler☆29Updated 2 years ago
- ☆87Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- ☆82Updated 9 months ago
- ☆60Updated 2 years ago
- Next generation CGRA generator☆116Updated this week
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 2 weeks ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆61Updated last week
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- ☆30Updated 6 years ago
- Falcon Merlin Compiler☆41Updated 5 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆52Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆126Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- The Task Parallel System Composer (TaPaSCo)☆113Updated last week
- A hardware synthesis framework with multi-level paradigm☆41Updated 10 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- ☆16Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year