UCLA-VAST / soda
Stencil with Optimized Dataflow Architecture
☆15Updated last year
Alternatives and similar repositories for soda
Users that are interested in soda are comparing it to the libraries listed below
Sorting:
- A polyhedral compiler for hardware accelerators☆56Updated 9 months ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- ☆29Updated 6 years ago
- DASS HLS Compiler☆29Updated last year
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 7 years ago
- Papers, Posters, Presentations, Documentation...☆18Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 9 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Next generation CGRA generator☆111Updated this week
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆57Updated last year
- ☆35Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- ☆86Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated 8 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- ☆81Updated 3 months ago
- Integration test for entire CGRA flow☆12Updated 5 years ago
- ☆40Updated 5 years ago
- ☆58Updated this week
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- ☆15Updated 2 years ago