UCLA-VAST / sodaLinks
Stencil with Optimized Dataflow Architecture
☆17Updated last year
Alternatives and similar repositories for soda
Users that are interested in soda are comparing it to the libraries listed below
Sorting:
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Next generation CGRA generator☆115Updated this week
- ☆82Updated 8 months ago
- ☆87Updated last year
- DASS HLS Compiler☆29Updated 2 years ago
- ☆30Updated 6 years ago
- ☆61Updated this week
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago
- Falcon Merlin Compiler☆41Updated 5 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- ☆59Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Project repo for the POSH on-chip network generator☆50Updated 7 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- Train and deploy LUT-based neural networks on FPGAs☆98Updated last year
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- ☆24Updated 4 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- ☆36Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago