UCLA-VAST / soda
Stencil with Optimized Dataflow Architecture
☆15Updated 6 months ago
Related projects: ⓘ
- A polyhedral compiler for hardware accelerators☆55Updated last month
- FPGA acceleration of arbitrary precision floating point computations.☆34Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 3 weeks ago
- Languages, Tools, and Techniques for Accelerator Design☆32Updated 2 years ago
- DASS HLS Compiler☆26Updated 11 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆17Updated this week
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- Xilinx Modifications to Halide☆9Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆35Updated 2 weeks ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Polyhedral High-Level Synthesis in MLIR☆27Updated last year
- The PE for the second generation CGRA (garnet).☆16Updated 2 weeks ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆22Updated 4 months ago
- ☆27Updated 5 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago
- ☆22Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆13Updated 4 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆30Updated 5 months ago
- ☆46Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆43Updated last year
- Papers, Posters, Presentations, Documentation...☆18Updated 8 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆41Updated 3 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆18Updated 4 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆57Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆45Updated 4 years ago
- ☆11Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- ☆24Updated 6 years ago