UCLA-VAST / sodaLinks
Stencil with Optimized Dataflow Architecture
☆16Updated last year
Alternatives and similar repositories for soda
Users that are interested in soda are comparing it to the libraries listed below
Sorting:
- ☆29Updated 6 years ago
- DASS HLS Compiler☆29Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated 2 weeks ago
- A polyhedral compiler for hardware accelerators☆59Updated 10 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- ☆86Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- ☆59Updated last week
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 7 months ago
- ☆27Updated 7 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆15Updated 2 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated 2 months ago
- ☆35Updated 4 years ago
- ☆58Updated last year
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- ☆81Updated 3 months ago
- Next generation CGRA generator☆111Updated last week
- HLS for Networks-on-Chip☆34Updated 4 years ago
- ☆18Updated 7 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago