UCLA-VAST / soda
Stencil with Optimized Dataflow Architecture
☆15Updated 8 months ago
Related projects ⓘ
Alternatives and complementary repositories for soda
- FPGA acceleration of arbitrary precision floating point computations.☆37Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- A polyhedral compiler for hardware accelerators☆56Updated 3 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆36Updated 2 months ago
- DASS HLS Compiler☆27Updated last year
- Polyhedral High-Level Synthesis in MLIR☆29Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated this week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- ☆13Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆44Updated last year
- Next generation CGRA generator☆106Updated this week
- A Language for Closed-form High-level ARchitecture Modeling☆19Updated 4 years ago
- A floating-point matrix multiplication implemented in hardware☆29Updated 3 years ago
- ☆27Updated 5 years ago
- Xilinx Modifications to Halide☆9Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆48Updated last year
- ☆51Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆29Updated 6 months ago
- ☆23Updated 3 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆52Updated 2 weeks ago
- ☆26Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆57Updated 2 years ago
- ☆52Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated this week
- FPGA version of Rodinia in HLS C/C++☆31Updated 3 years ago
- ☆15Updated 3 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago