hst10 / pylogView external linksLinks
PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow
☆69May 9, 2023Updated 2 years ago
Alternatives and similar repositories for pylog
Users that are interested in pylog are comparing it to the libraries listed below
Sorting:
- A scalable High-Level Synthesis framework on MLIR☆288May 15, 2024Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Dec 19, 2025Updated last month
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆180Aug 16, 2025Updated 5 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Apr 20, 2024Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆237Dec 8, 2022Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆148Jan 5, 2026Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Jul 17, 2023Updated 2 years ago
- ☆13Aug 1, 2024Updated last year
- Neural Network Quantization With Fractional Bit-widths☆11Feb 19, 2021Updated 4 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Nov 12, 2024Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆97Jan 29, 2026Updated 2 weeks ago
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆15Feb 27, 2021Updated 4 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆18Oct 10, 2024Updated last year
- ☆17Mar 26, 2025Updated 10 months ago
- ☆16Oct 25, 2022Updated 3 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆48Jan 15, 2026Updated 3 weeks ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆101Jun 30, 2025Updated 7 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆32Feb 6, 2026Updated last week
- ☆29Oct 4, 2017Updated 8 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- Open-source of MSD framework☆16Sep 12, 2023Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Jul 29, 2021Updated 4 years ago
- Thinking is hard - automate it☆18Aug 24, 2022Updated 3 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- ☆62Mar 24, 2025Updated 10 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 3 years ago
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- 基于FPGA的FFT算法并行优化☆12Mar 7, 2024Updated last year
- ☆11Oct 28, 2021Updated 4 years ago
- a general-purpose machine learning-driven auto-tuner for heterogeneous platforms☆10Sep 7, 2024Updated last year