hst10 / pylogLinks
PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow
☆67Updated 2 years ago
Alternatives and similar repositories for pylog
Users that are interested in pylog are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 9 months ago
- EQueue Dialect☆40Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆62Updated 3 months ago
- ☆56Updated 3 months ago
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- ☆58Updated last year
- A DSL for Systolic Arrays☆80Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- CGRA Compilation Framework☆85Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 6 months ago
- ☆29Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆93Updated 9 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated 11 months ago
- ☆59Updated last week
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆111Updated 2 years ago
- ☆92Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 7 months ago
- agile hardware-software co-design☆50Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆75Updated 6 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- ☆71Updated 2 years ago
- ☆28Updated 3 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 3 weeks ago