zhguanw / lin-analyzerLinks
A high-level performance analysis tool for FPGA-based accelerators
☆20Updated 8 years ago
Alternatives and similar repositories for lin-analyzer
Users that are interested in lin-analyzer are comparing it to the libraries listed below
Sorting:
- ☆30Updated 6 years ago
- ☆58Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- ☆61Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆59Updated 6 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- CGRA Compilation Framework☆88Updated 2 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- ☆72Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆59Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆31Updated 11 months ago
- ☆97Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆63Updated 11 months ago
- ☆87Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- ☆25Updated last year
- agile hardware-software co-design☆51Updated 3 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- A DSL for Systolic Arrays☆81Updated 6 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month