zhguanw / lin-analyzerLinks
A high-level performance analysis tool for FPGA-based accelerators
☆20Updated 8 years ago
Alternatives and similar repositories for lin-analyzer
Users that are interested in lin-analyzer are comparing it to the libraries listed below
Sorting:
- ☆57Updated 5 months ago
- ☆30Updated 6 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- ☆58Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- ☆13Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- ☆72Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 6 months ago
- ☆60Updated this week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 5 months ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- CGRA Compilation Framework☆86Updated 2 years ago
- ☆25Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- DASS HLS Compiler☆29Updated last year
- A DSL for Systolic Arrays☆80Updated 6 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆39Updated 2 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago