A high-level performance analysis tool for FPGA-based accelerators
☆19Jun 2, 2017Updated 9 years ago
Alternatives and similar repositories for lin-analyzer
Users that are interested in lin-analyzer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Jun 20, 2023Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆35Mar 17, 2023Updated 3 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 4 years ago
- DASS HLS Compiler☆30Oct 4, 2023Updated 3 years ago
- EQueue Dialect☆43Feb 3, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆37Mar 6, 2019Updated 7 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆63Mar 17, 2022Updated 4 years ago
- A list of best resources covering broad topics including Python, Data Engineering, Data Analysis, Machine Learning, Deep Learning, RL☆13Feb 26, 2020Updated 6 years ago
- ☆63Aug 4, 2023Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Nov 2, 2021Updated 4 years ago
- Vitis HLS LLVM source code and examples☆417Aug 4, 2026Updated 2 months ago
- ESnet general-purpose FPGA design library.☆14Oct 7, 2026Updated last week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆247Dec 8, 2022Updated 3 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 6 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆342Apr 20, 2024Updated 2 years ago
- ☆17Apr 13, 2018Updated 8 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆56Jul 17, 2023Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆107Sep 27, 2024Updated 2 years ago
- CNN Accelerator for Zynq☆13Dec 27, 2019Updated 6 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆23Nov 12, 2025Updated 11 months ago
- A small c compiler in Go☆10Jun 2, 2016Updated 10 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- This is a step by step guide to build OpenCV with Extra Modules for Python (Anaconda) for Windows without errors. Paticularly, I will use…☆13Mar 30, 2020Updated 6 years ago
- 2022 USTC 011705 (OSH) Course Project of Runikraft Group☆13Jul 22, 2022Updated 4 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- Fine Grain FPGA Overlay Architecture and Tools☆26Nov 5, 2021Updated 4 years ago
- Hardware accelerated Julia set explorer running on Ultra96☆13Jul 15, 2024Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 3 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆118Sep 9, 2023Updated 3 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Mirror of Sven Verdoolaege's isl at http://repo.or.cz/w/isl.git (occasionally with changes for islpy)☆10Sep 10, 2026Updated last month
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆41Oct 3, 2023Updated 3 years ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆13Oct 14, 2021Updated 5 years ago
- ☆13Aug 5, 2023Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆167Jun 17, 2026Updated 3 months ago