ucb-bar / cosa
A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)
☆79Updated last year
Alternatives and similar repositories for cosa:
Users that are interested in cosa are comparing it to the libraries listed below
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- ☆39Updated 7 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆82Updated 9 months ago
- ☆32Updated 3 years ago
- ☆42Updated 10 months ago
- agile hardware-software co-design☆47Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- ☆25Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated 3 weeks ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆67Updated 2 weeks ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆57Updated 4 months ago
- ☆28Updated 3 years ago
- Tool for optimize CNN blocking☆93Updated 4 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆44Updated 2 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆58Updated 2 weeks ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- EQueue Dialect☆40Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆47Updated 2 weeks ago
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆52Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆58Updated last month
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆70Updated 2 years ago
- ☆22Updated 3 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆62Updated last year
- ☆16Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆42Updated last month