hanchenye / polyaieLinks
An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE
☆16Updated 3 years ago
Alternatives and similar repositories for polyaie
Users that are interested in polyaie are comparing it to the libraries listed below
Sorting:
- Xilinx Modifications to Halide☆13Updated 4 years ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 8 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 6 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 11 months ago
- ☆21Updated 5 months ago
- ☆24Updated 4 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- ☆20Updated this week
- HeteroCL-MLIR dialect for accelerator design☆41Updated 10 months ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- DASS HLS Compiler☆29Updated last year
- ☆15Updated this week
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 9 months ago
- ☆59Updated this week
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆14Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- ordspecsim: The Swarm architecture simulator☆25Updated 2 years ago
- ☆58Updated 2 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆23Updated last year
- agile hardware-software co-design☆50Updated 3 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year