Licheng-Guo / RapidStreamLinks
This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream
☆13Updated 3 years ago
Alternatives and similar repositories for RapidStream
Users that are interested in RapidStream are comparing it to the libraries listed below
Sorting:
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 4 months ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 5 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆40Updated last week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆46Updated 10 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆124Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- ☆44Updated last year
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆14Updated last week
- ☆87Updated last year
- DASS HLS Compiler☆29Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 4 months ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Updated 6 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- Dataset for ML-guided Accelerator Design☆38Updated 10 months ago
- ☆34Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated last month
- A toolchain for rapid design space exploration of chiplet architectures☆59Updated last month
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆69Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- An integrated CGRA design framework☆90Updated 6 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated last month
- ☆16Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 5 months ago
- Public release☆56Updated 6 years ago