Licheng-Guo / RapidStreamLinks
This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream
☆15Updated 3 years ago
Alternatives and similar repositories for RapidStream
Users that are interested in RapidStream are comparing it to the libraries listed below
Sorting:
- Systolic array implementations for Cholesky, LU, and QR decomposition☆48Updated last year
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 8 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆48Updated 3 weeks ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- DASS HLS Compiler☆29Updated 2 years ago
- An integrated CGRA design framework☆91Updated 10 months ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Updated 6 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆43Updated last year
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 5 months ago
- ACM TODAES Best Paper Award, 2022☆32Updated 2 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆29Updated 5 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- view at https://xupsh.github.io/ccc2021/☆23Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated last month
- ☆87Updated last year
- ☆18Updated 9 months ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- ☆24Updated 5 years ago
- Project repo for the POSH on-chip network generator☆52Updated 10 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆180Updated 5 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- A list of our chiplet simulaters☆48Updated 7 months ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 6 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆41Updated 3 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆76Updated 6 years ago