Licheng-Guo / RapidStream
This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream
☆13Updated 2 years ago
Alternatives and similar repositories for RapidStream:
Users that are interested in RapidStream are comparing it to the libraries listed below
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆12Updated 3 months ago
- Benchmarks for Approximate Circuit Synthesis☆15Updated 4 years ago
- Dataset for ML-guided Accelerator Design☆33Updated 2 months ago
- ☆37Updated 6 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆30Updated this week
- A list of our chiplet simulaters☆26Updated 3 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆11Updated 4 years ago
- An integrated CGRA design framework☆85Updated 2 months ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- ☆86Updated 10 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆59Updated 5 years ago
- ☆16Updated 2 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆32Updated this week
- ☆39Updated 4 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆33Updated 6 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- Ratatoskr NoC Simulator☆22Updated 3 years ago
- ☆24Updated 5 years ago
- ACM TODAES Best Paper Award, 2022☆24Updated last year
- ☆25Updated 11 months ago
- An Open-Source Tool for CGRA Accelerators☆18Updated 8 months ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆24Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated 10 months ago
- Public release☆49Updated 5 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆39Updated 8 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆33Updated 2 years ago
- DASS HLS Compiler☆27Updated last year
- ☆12Updated last year
- Library of approximate arithmetic circuits☆53Updated 2 years ago