GATECH-EIC / torchshiftaddLinks
An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.
☆13Updated 4 months ago
Alternatives and similar repositories for torchshiftadd
Users that are interested in torchshiftadd are comparing it to the libraries listed below
Sorting:
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- ☆19Updated 4 years ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆17Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- ☆20Updated 3 years ago
- The code for Joint Neural Architecture Search and Quantization☆13Updated 6 years ago
- ☆34Updated 4 years ago
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆26Updated 2 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- ☆18Updated 2 years ago
- ☆27Updated 2 months ago
- Neural Network Quantization With Fractional Bit-widths☆12Updated 4 years ago
- [ICML 2022] ShiftAddNAS: Hardware-Inspired Search for More Accurate and Efficient Neural Networks☆16Updated 3 years ago
- DeiT implementation for Q-ViT☆25Updated last month
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆25Updated 2 years ago
- ☆23Updated 3 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 5 years ago
- ☆22Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆11Updated 10 months ago
- ☆21Updated 2 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆14Updated 4 months ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆48Updated last year
- A general framework for optimizing DNN dataflow on systolic array☆36Updated 4 years ago
- TQT's pytorch implementation.☆21Updated 3 years ago
- Training with Block Minifloat number representation☆14Updated 4 years ago
- ViTALiTy (HPCA'23) Code Repository☆22Updated 2 years ago