A collection of URLs related to High Level Synthesis (HLS).
☆13Jun 26, 2021Updated 4 years ago
Alternatives and similar repositories for high-level-synthesis-resources
Users that are interested in high-level-synthesis-resources are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Jul 17, 2017Updated 8 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Bypass Slader's 5 solutions limit per month to college books and remove the paywall about how many solutions left☆11Nov 24, 2020Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆34Jun 22, 2024Updated last year
- ☆12Jul 20, 2022Updated 3 years ago
- ☆21Sep 29, 2025Updated 6 months ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- ACM TODAES Best Paper Award, 2022☆34Oct 24, 2023Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- [CVPR 2022] DiSparse: Disentangled Sparsification for Multitask Model Compression☆14Sep 6, 2022Updated 3 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- The second place winner for DAC-SDC 2020☆100Apr 23, 2022Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆44Nov 18, 2024Updated last year
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 3 months ago
- Event-based Framework for Dynamic Object Tracking☆11Feb 22, 2021Updated 5 years ago
- ☆17Nov 20, 2022Updated 3 years ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆18May 26, 2021Updated 4 years ago
- Fork from Hyperledger/caliper☆10Dec 3, 2018Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- Add YOLOv3_tiny and data augment(clip, brighten, change saturation)☆14Jan 14, 2021Updated 5 years ago
- A Verilog implementation of a processor cache.☆37Dec 29, 2017Updated 8 years ago
- ☆16Jan 20, 2021Updated 5 years ago
- CSS UI and utility framework to build modern and responsive components☆13May 8, 2022Updated 3 years ago
- 一个简易的包含登录登出发表帖子修改个人信息的社区项目☆12Dec 11, 2022Updated 3 years ago
- ☆19Mar 16, 2022Updated 4 years ago
- ☆244Jun 21, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆205Nov 14, 2021Updated 4 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 4 months ago
- ☆19Mar 17, 2021Updated 5 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- The first large scale formally verified reasoning dataset for Verilog☆21May 16, 2025Updated 10 months ago
- Symbolic range analysis for LLVM.☆12Jan 10, 2016Updated 10 years ago