Alternatives and similar repositories for high-level-synthesis-resources

Users that are interested in high-level-synthesis-resources are comparing it to the libraries listed below

• Junyi-Liu / benchmarks-HLS

  View on GitHub
  Benchmarks, testbenches, and transformed codes for high-level synthesis research
  ☆13Aug 18, 2017Updated 8 years ago
• Licheng-Guo / vivado-hls-broadcast-optimization

  View on GitHub
  [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency
  ☆32Feb 17, 2021Updated 4 years ago
• lirui-shanghaitech / A-convolution-kernel-implemented-by-Vivado-HLS

  View on GitHub
  This project implements a convolution kernel based on vivado HLS on zcu104
  ☆36Mar 15, 2020Updated 5 years ago
• ngiambla / libmem

  View on GitHub
  ☆10Jan 15, 2023Updated 3 years ago
• SHI-Labs / DiSparse-Multitask-Model-Compression

  View on GitHub
  [CVPR 2022] DiSparse: Disentangled Sparsification for Multitask Model Compression
  ☆14Sep 6, 2022Updated 3 years ago
• Reconfigurable-Computing / HLStoFPGA

  View on GitHub
  ☆12Jul 20, 2022Updated 3 years ago
• wvangansbeke / High-Level-Synthesis

  View on GitHub
  Convert C files into Verilog
  ☆20Jan 27, 2019Updated 7 years ago
• spcl / apfp

  View on GitHub
  FPGA acceleration of arbitrary precision floating point computations.
  ☆40May 17, 2022Updated 3 years ago
• jgoeders / dac_sdc_2022_designs

  View on GitHub
  ☆17Nov 20, 2022Updated 3 years ago
• A-T-Kristensen / patmos_HLS

  View on GitHub
  Hardware Accelerators (HwAs) constructed in Vivado HLS
  ☆20Jul 17, 2017Updated 8 years ago
• Hosseinabady / SDSoC-Benchmarks

  View on GitHub
  ☆16Jan 20, 2021Updated 5 years ago
• jiangwx / SkrSkr

  View on GitHub
  The second place winner for DAC-SDC 2020
  ☆99Apr 23, 2022Updated 3 years ago
• hqjenny / CoDeNet

  View on GitHub
  ☆19Mar 17, 2021Updated 4 years ago
• jgoeders / dac_sdc_2021_designs

  View on GitHub
  ☆19Mar 16, 2022Updated 3 years ago
• PannenetsF / TQT

  View on GitHub
  TQT's pytorch implementation.
  ☆21Dec 17, 2021Updated 4 years ago
• KastnerRG / Spector-HLS

  View on GitHub
  Contains FPGA benchmarks for Vivado HLS and Catapult HLS
  ☆26Jun 18, 2020Updated 5 years ago
• hirayaku / DAC2018-TGIIF

  View on GitHub
  The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track
  ☆91Nov 25, 2018Updated 7 years ago
• TUD-ADS / HiFlipVX

  View on GitHub
  ☆19Aug 9, 2022Updated 3 years ago
• heymesut / SJTU_microe

  View on GitHub
  A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC
  ☆28May 11, 2022Updated 3 years ago
• adki / RTL-Design-For-FPGA

  View on GitHub
  Engineering Program on RTL Design for FPGA Accelerator
  ☆33Aug 1, 2020Updated 5 years ago
• RClabiisc / I2SRV32-V-v1

  View on GitHub
  Reconfigurable Computing Lab, DESE, Indian Institiute of Science
  ☆32Jun 22, 2024Updated last year
• jianyicheng / DSS

  View on GitHub
  DASS HLS Compiler
  ☆29Oct 4, 2023Updated 2 years ago
• fffasttime / AnyPackingNet

  View on GitHub
  ☆32Mar 31, 2025Updated 10 months ago
• UCLA-VAST / AutoDSE

  View on GitHub
  ACM TODAES Best Paper Award, 2022
  ☆32Oct 24, 2023Updated 2 years ago
• template-hls / template-hls-float

  View on GitHub
  ☆30Apr 26, 2019Updated 6 years ago
• heheda365 / ultra_net

  View on GitHub
  FPGA-based neural network inference project for 2020 DAC System Design Contest
  ☆114Feb 22, 2021Updated 4 years ago
• UCLA-VAST / FlexCNN

  View on GitHub
  ☆72Feb 16, 2023Updated 3 years ago
• jgoeders / dac_sdc_2020_designs

  View on GitHub
  Designs for finalist teams of the DAC System Design Contest
  ☆37Jul 8, 2020Updated 5 years ago
• XedaHQ / xeda

  View on GitHub
  Cross EDA Abstraction and Automation
  ☆41Nov 17, 2025Updated 2 months ago
• gilshm / sparq

  View on GitHub
  Post-training sparsity-aware quantization
  ☆34Feb 26, 2023Updated 2 years ago
• spcl / hls_tutorial_examples

  View on GitHub
  Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
  ☆204Nov 14, 2021Updated 4 years ago
• theSergeyGusev / simple10GbaseR

  View on GitHub
  FPGA Low latency 10GBASE-R PCS
  ☆12May 23, 2023Updated 2 years ago
• Grootzz / AD9361_TX_1MHz_Baseband_800Hz_IF

  View on GitHub
  A project demonstrate how to config ad9361 to TX mode
  ☆11Dec 9, 2018Updated 7 years ago
• MPWARE-TEAM / HPA2021

  View on GitHub
  HPA2021 solution (3rd place)
  ☆10Oct 13, 2021Updated 4 years ago
• DNN-Accelerators / Open-Source-IPs

  View on GitHub
  ☆35Mar 1, 2019Updated 6 years ago
• DOUDIU / AXIS-AXI4-AXIS

  View on GitHub
  This project is designed to delay the output of the video stream in AXI-STREAM format.
  ☆12Jul 14, 2024Updated last year
• MicrochipTech / fpga-hls-libraries

  View on GitHub
  ☆13Jan 22, 2026Updated 3 weeks ago
• MJoergen / Avalon

  View on GitHub
  Utilities for Avalon Memory Map
  ☆11Jul 11, 2024Updated last year
• d3-ai / face-verification-demo

  View on GitHub
  Face Verification Example with Flower / Federated Learning
  ☆12Apr 3, 2023Updated 2 years ago