ninfueng / high-level-synthesis-resourcesLinks
A collection of URLs related to High Level Synthesis (HLS).
☆13Updated 4 years ago
Alternatives and similar repositories for high-level-synthesis-resources
Users that are interested in high-level-synthesis-resources are comparing it to the libraries listed below
Sorting:
- ☆27Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Stencil with Optimized Dataflow Architecture☆12Updated last year
- ☆20Updated 3 years ago
- ☆17Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆15Updated 3 months ago
- Fast Floating Point Operators for High Level Synthesis☆22Updated 2 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆17Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13Updated 6 years ago
- Algorithmic C Machine Learning Library☆26Updated 9 months ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆72Updated 2 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- ☆16Updated 4 years ago
- Approximate arithmetic circuits for FPGAs☆12Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆58Updated 11 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- ☆36Updated 4 years ago