☆248Mar 12, 2025Updated last year
Alternatives and similar repositories for asap7
Users that are interested in asap7 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆45Mar 2, 2023Updated 3 years ago
- ☆26Jul 18, 2024Updated last year
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,507Updated this week
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆596Updated this week
- ☆196Aug 30, 2021Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Jan 17, 2020Updated 6 years ago
- ☆123May 11, 2023Updated 2 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆59Jun 25, 2024Updated last year
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆694Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 4 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆30Oct 28, 2024Updated last year
- Deep learning toolkit-enabled VLSI placement☆961Feb 19, 2026Updated last month
- ☆78Oct 29, 2025Updated 4 months ago
- OpenSTA engine☆555Updated this week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆210Mar 8, 2020Updated 6 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆158Jan 16, 2026Updated 2 months ago
- ☆19Feb 12, 2026Updated last month
- ☆21May 25, 2023Updated 2 years ago
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- EPFL logic synthesis benchmarks☆234Mar 3, 2026Updated 2 weeks ago
- ☆18Feb 3, 2022Updated 4 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- Library of open source PDKs☆68Mar 3, 2026Updated 2 weeks ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- ☆33Aug 23, 2022Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Jan 13, 2023Updated 3 years ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆16Dec 3, 2021Updated 4 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆30Jul 25, 2023Updated 2 years ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,458Oct 28, 2024Updated last year
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆473May 31, 2023Updated 2 years ago
- An open-source static random access memory (SRAM) compiler.☆1,021Mar 12, 2026Updated last week
- Nix flake for more up-to-date versions of EDA tools☆20Updated this week
- ☆17Feb 24, 2025Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆281Feb 20, 2026Updated last month
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 3 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆36Apr 13, 2024Updated last year
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- An open source PDK using TIGFET 10nm devices.☆56Dec 19, 2022Updated 3 years ago