The-OpenROAD-Project / asap7Links
☆194Updated 6 months ago
Alternatives and similar repositories for asap7
Users that are interested in asap7 are comparing it to the libraries listed below
Sorting:
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆187Updated 5 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆267Updated last month
- ☆174Updated 4 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- Introductory course into static timing analysis (STA).☆97Updated 3 months ago
- ☆44Updated last year
- A Fast, Low-Overhead On-chip Network☆228Updated last week
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆176Updated 10 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆76Updated 3 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆294Updated this week
- ☆88Updated this week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- ☆26Updated 3 years ago
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- ☆87Updated 3 months ago
- Logic synthesis and ABC based optimization☆50Updated last week
- ☆105Updated 5 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆139Updated last year
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆188Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆37Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆95Updated 3 months ago
- Build Customized FPGA Implementations for Vivado☆343Updated this week