ABKGroup / PROBE_SMT_AutoCellLinks
☆20Updated 2 years ago
Alternatives and similar repositories for PROBE_SMT_AutoCell
Users that are interested in PROBE_SMT_AutoCell are comparing it to the libraries listed below
Sorting:
- ☆31Updated 3 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- ☆44Updated last year
- GPU-based logic synthesis tool☆81Updated 10 months ago
- The first version of TritonPart☆26Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆55Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆28Updated 3 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆48Updated 4 months ago
- ☆24Updated last year
- Artificial Netlist Generator☆39Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated last month
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- DATC RDF☆50Updated 4 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last month
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆39Updated 7 months ago
- A parallel global router using the Galois framework☆29Updated last year
- ☆44Updated last year
- DATC Robust Design Flow.☆37Updated 5 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- EDA physical synthesis optimization kit☆57Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 9 months ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆25Updated 2 weeks ago
- ☆12Updated 11 months ago