ABKGroup / PROBE_SMT_AutoCell
☆18Updated last year
Alternatives and similar repositories for PROBE_SMT_AutoCell
Users that are interested in PROBE_SMT_AutoCell are comparing it to the libraries listed below
Sorting:
- ☆43Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆47Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆55Updated last week
- GPU-based logic synthesis tool☆81Updated 9 months ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 8 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- Artificial Netlist Generator☆39Updated last year
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated 2 weeks ago
- DATC RDF☆50Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- A LEF/DEF Utility.☆28Updated 5 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- ☆31Updated 3 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆47Updated 3 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆27Updated 3 years ago
- ☆40Updated 2 weeks ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆37Updated 6 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 9 months ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆21Updated 2 years ago
- ☆43Updated last year
- ☆9Updated 3 years ago
- ☆25Updated 2 years ago
- ☆30Updated 4 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆120Updated this week
- Intel's Analog Detailed Router☆38Updated 5 years ago