reference block design for the ASAP7nm library in Cadence Innovus
☆64Jun 25, 2024Updated last year
Alternatives and similar repositories for asap7_reference_design
Users that are interested in asap7_reference_design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆16Dec 1, 2023Updated 2 years ago
- Innovus backend scripts☆13Jun 20, 2022Updated 3 years ago
- cadence flow for genus and innovus with UPF added.☆17Jul 3, 2021Updated 4 years ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆47Mar 2, 2023Updated 3 years ago
- ☆56Apr 8, 2024Updated 2 years ago
- ☆282Mar 12, 2025Updated last year
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆17Dec 3, 2021Updated 4 years ago
- ☆31Apr 23, 2024Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆43Jun 3, 2020Updated 5 years ago
- Characterizer☆37Nov 19, 2025Updated 6 months ago
- Electronic circuit analysis in Clojure using Modified Nodal Analysis.☆10Jan 27, 2015Updated 11 years ago
- ☆43Nov 28, 2022Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆13Jul 3, 2020Updated 5 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆28Feb 11, 2024Updated 2 years ago
- ☆99Jun 24, 2025Updated 11 months ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- A Bitcoin mining ASIC☆12Dec 2, 2022Updated 3 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆26May 24, 2025Updated last year
- ☆31Jun 23, 2023Updated 2 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆32Jan 17, 2020Updated 6 years ago
- ☆22Oct 1, 2018Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An open source PDK using TIGFET 10nm devices.☆57Dec 19, 2022Updated 3 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆56Jan 19, 2025Updated last year
- Library of open source PDKs☆77Apr 13, 2026Updated last month
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆24Aug 28, 2024Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆221Mar 8, 2020Updated 6 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆336Jan 5, 2026Updated 4 months ago
- Modified Nodal Analysis☆15Apr 27, 2025Updated last year
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆54Jan 4, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Simple Simulator of ARMv6m instructions☆18May 23, 2017Updated 9 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆25Jul 1, 2024Updated last year
- ☆26Apr 24, 2021Updated 5 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 27, 2026Updated 3 weeks ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 8 months ago
- This is my MTech Thesis Dissertation Topic.☆10Oct 21, 2022Updated 3 years ago
- ☆207Aug 30, 2021Updated 4 years ago