Centre-for-Hardware-Security / asap7_reference_design
reference block design for the ASAP7nm library in Cadence Innovus
☆32Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for asap7_reference_design
- ☆38Updated last month
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 3 years ago
- This is a tutorial on standard digital design flow☆72Updated 3 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- Introductory course into static timing analysis (STA).☆63Updated last week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆62Updated 3 years ago
- ☆97Updated 3 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆27Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆34Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆31Updated last week
- ☆36Updated 7 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆148Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆73Updated 7 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated last week
- Material for OpenROAD Tutorial at DAC 2020☆46Updated last year
- SKY130 SRAM macros generated by SRAM 22☆9Updated last week
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆63Updated 2 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆77Updated 11 months ago
- ☆36Updated last year
- ☆26Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆32Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆48Updated 2 years ago
- ☆19Updated 10 months ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆12Updated 6 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆41Updated 7 months ago
- ☆39Updated 2 years ago
- ☆115Updated 3 years ago
- A verilog implementation for Network-on-Chip☆66Updated 6 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year