reference block design for the ASAP7nm library in Cadence Innovus
☆58Jun 25, 2024Updated last year
Alternatives and similar repositories for asap7_reference_design
Users that are interested in asap7_reference_design are comparing it to the libraries listed below
Sorting:
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- ☆40Mar 2, 2023Updated 3 years ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- Innovus backend scripts☆12Jun 20, 2022Updated 3 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆23Jan 27, 2023Updated 3 years ago
- ☆51Apr 8, 2024Updated last year
- ☆30Apr 23, 2024Updated last year
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆42Jun 3, 2020Updated 5 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- ☆98Jun 24, 2025Updated 8 months ago
- ☆15May 3, 2025Updated 10 months ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆15Dec 3, 2021Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Jan 13, 2023Updated 3 years ago
- ☆43Nov 28, 2022Updated 3 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆24Aug 28, 2024Updated last year
- ☆239Mar 12, 2025Updated 11 months ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- ☆22Oct 1, 2018Updated 7 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆207Mar 8, 2020Updated 5 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆25Jul 1, 2024Updated last year
- Library of open source PDKs☆64Feb 3, 2026Updated last month
- An open source PDK using TIGFET 10nm devices.☆56Dec 19, 2022Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆26Feb 11, 2024Updated 2 years ago
- ☆30May 8, 2025Updated 9 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆303Jan 5, 2026Updated 2 months ago
- ☆29Jun 23, 2023Updated 2 years ago
- ☆26Apr 24, 2021Updated 4 years ago
- ☆191Aug 30, 2021Updated 4 years ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆33Jul 19, 2024Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Feb 18, 2021Updated 5 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆26Jan 11, 2019Updated 7 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Jun 2, 2021Updated 4 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Aug 4, 2023Updated 2 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆34May 20, 2020Updated 5 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Jan 17, 2020Updated 6 years ago