reference block design for the ASAP7nm library in Cadence Innovus
☆72Jun 25, 2024Updated 2 years ago
Alternatives and similar repositories for asap7_reference_design
Users that are interested in asap7_reference_design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Innovus backend scripts☆16Jun 20, 2022Updated 4 years ago
- cadence flow for genus and innovus with UPF added.☆17Jul 3, 2021Updated 5 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆21May 28, 2021Updated 5 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆26Jan 27, 2023Updated 3 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆19Dec 1, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- KLayout technology files for ASAP7 FinFET educational process☆26Feb 5, 2023Updated 3 years ago
- ☆60Apr 8, 2024Updated 2 years ago
- ☆343Mar 12, 2025Updated last year
- ☆36Jul 18, 2024Updated 2 years ago
- ☆51Mar 2, 2023Updated 3 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆247Mar 8, 2020Updated 6 years ago
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆17Oct 24, 2021Updated 4 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆26Aug 28, 2024Updated 2 years ago
- Cell layout generation (MH Multiheight) for DTCO/STCO exploration toolkit.☆16Oct 6, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A library of open PDK packages☆135Updated this week
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆18Dec 3, 2021Updated 4 years ago
- ☆31Apr 23, 2024Updated 2 years ago
- my rc files☆12Mar 16, 2016Updated 10 years ago
- ☆102Jun 24, 2025Updated last year
- ☆43Nov 28, 2022Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆43Jun 3, 2020Updated 6 years ago
- Characterizer☆39Aug 26, 2026Updated last month
- ☆13Jul 3, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆71Apr 30, 2025Updated last year
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆34Jul 25, 2023Updated 3 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 5 years ago
- This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo pre…☆88Oct 18, 2025Updated 11 months ago
- ☆39Sep 30, 2025Updated 11 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆33Feb 11, 2024Updated 2 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆353Jan 5, 2026Updated 8 months ago
- Characterizing and Optimizing EDA Flows for the Cloud (DATE'2021 and TCAD)☆12Nov 2, 2021Updated 4 years ago
- ☆35Jun 23, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- An open source PDK using TIGFET 10nm devices.☆60Dec 19, 2022Updated 3 years ago
- liberty parser (For parsing IC timing lib file)☆65Jul 24, 2023Updated 3 years ago
- OpenSTA engine☆622Updated this week
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆34Jan 17, 2020Updated 6 years ago
- ☆23Oct 1, 2018Updated 7 years ago
- ☆42May 8, 2025Updated last year
- ☆17Jul 16, 2020Updated 6 years ago