Centre-for-Hardware-Security / asap7_reference_designLinks
reference block design for the ASAP7nm library in Cadence Innovus
☆51Updated last year
Alternatives and similar repositories for asap7_reference_design
Users that are interested in asap7_reference_design are comparing it to the libraries listed below
Sorting:
- ☆201Updated 7 months ago
- ☆44Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆191Updated 5 years ago
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆269Updated last week
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆131Updated 7 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆37Updated 5 years ago
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- ☆88Updated 4 months ago
- ☆178Updated 4 years ago
- ☆39Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆96Updated 3 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 4 months ago
- ☆47Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆21Updated last year
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- An integrated CGRA design framework☆91Updated 7 months ago
- IDEA project source files☆108Updated last week
- This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology☆30Updated 4 years ago
- ☆90Updated this week
- AIB Generator: Analog hardware compiler for AIB PHY☆34Updated 5 years ago
- Logic synthesis and ABC based optimization☆50Updated 2 weeks ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆158Updated 6 months ago