reference block design for the ASAP7nm library in Cadence Innovus
☆73Jun 25, 2024Updated 2 years ago
Alternatives and similar repositories for asap7_reference_design
Users that are interested in asap7_reference_design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Innovus backend scripts☆20Jun 20, 2022Updated 4 years ago
- cadence flow for genus and innovus with UPF added.☆18Jul 3, 2021Updated 5 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆21May 28, 2021Updated 5 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆19Dec 1, 2023Updated 2 years ago
- KLayout technology files for ASAP7 FinFET educational process☆26Feb 5, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆28Jan 27, 2023Updated 3 years ago
- ☆12Oct 30, 2025Updated last year
- ☆62Apr 8, 2024Updated 2 years ago
- ☆372Mar 12, 2025Updated last year
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆19Oct 24, 2021Updated 5 years ago
- ☆37Jul 18, 2024Updated 2 years ago
- ☆51Mar 2, 2023Updated 3 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆256Mar 8, 2020Updated 6 years ago
- A short and on point tutorial on how to use an ASIC logic synthesis tool☆17Jul 3, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆22Oct 26, 2025Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆26Aug 28, 2024Updated 2 years ago
- ☆102Jun 24, 2025Updated last year
- This is a list of central processing units based on the ARM family of instruction sets designed by ARM Ltd. and third parties, sorted by …☆11May 11, 2023Updated 3 years ago
- ☆16Sep 17, 2026Updated last month
- ☆14Oct 22, 2026Updated 2 weeks ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆18Dec 3, 2021Updated 4 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆35May 24, 2025Updated last year
- An open source PDK using TIGFET 10nm devices.☆61Dec 19, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆16Jul 31, 2024Updated 2 years ago
- Generate Synthetic Benchmarks for FPGA Research☆10Aug 16, 2022Updated 4 years ago
- A library of open PDK packages☆145Updated this week
- ☆31Apr 23, 2024Updated 2 years ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆16Feb 22, 2026Updated 8 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆358Sep 30, 2026Updated last month
- my rc files☆12Mar 16, 2016Updated 10 years ago
- ☆17Jan 14, 2025Updated last year
- [TCL] - PNR - Innovus☆10Jun 15, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆36May 20, 2020Updated 6 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆20Jul 22, 2020Updated 6 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆34Jul 25, 2023Updated 3 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 5 years ago
- ☆71Apr 30, 2025Updated last year
- ☆60Jan 3, 2024Updated 2 years ago
- Characterizing and Optimizing EDA Flows for the Cloud (DATE'2021 and TCAD)☆12Nov 2, 2021Updated 5 years ago