☆19Feb 12, 2026Updated 2 weeks ago
Alternatives and similar repositories for instruction-decoder
Users that are interested in instruction-decoder are comparing it to the libraries listed below
Sorting:
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Feb 11, 2026Updated 2 weeks ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Nov 23, 2023Updated 2 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆19Apr 27, 2024Updated last year
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 2 years ago
- WAL enables programmable waveform analysis.☆164Nov 10, 2025Updated 3 months ago
- ☆27Jan 8, 2023Updated 3 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 10 months ago
- UART 16550 core☆38Jul 17, 2014Updated 11 years ago
- ☆40Jan 23, 2024Updated 2 years ago
- VSCodium for LoongArch with system-wide Electron.☆12Dec 14, 2023Updated 2 years ago
- Verification of an Asynchronous FIFO using UVM & SVA☆11Jun 26, 2025Updated 8 months ago
- ☆10Nov 12, 2019Updated 6 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated last month
- Demonstrating systemverilog, verilator and google test for verification☆10Mar 3, 2021Updated 4 years ago
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 2 years ago
- A RISC-V RV32 model ready for SMT program synthesis.☆12Jun 23, 2021Updated 4 years ago
- OS2022-Proj95☆12Jun 5, 2022Updated 3 years ago
- WolkGateway bridges communication between WolkAbout IoT platform and multiple devices connected to it☆12Nov 27, 2024Updated last year
- A library for programming iCE40 FPGA from Lattice Semi☆13Mar 22, 2024Updated last year
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 11 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- A strange and sweet language made for gamejams☆10Feb 17, 2024Updated 2 years ago
- Handle Fast Signal Traces (fst) in Python☆14Jun 11, 2025Updated 8 months ago
- A library of components for RISC-V implementations in Haskell CLaSH☆13Mar 24, 2017Updated 8 years ago
- System-on-chip design for NOP in NSCSCC 2023.☆12Aug 21, 2023Updated 2 years ago
- All You Need to Know About QDMA☆17Jun 30, 2023Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆48May 10, 2024Updated last year
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Dec 20, 2013Updated 12 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- ☆13Feb 10, 2026Updated 2 weeks ago
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 3 years ago
- ☆11Dec 15, 2023Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆50Dec 30, 2024Updated last year
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆57Oct 27, 2024Updated last year