ncsu-eda / FreePDK3
☆141Updated 3 years ago
Alternatives and similar repositories for FreePDK3:
Users that are interested in FreePDK3 are comparing it to the libraries listed below
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆170Updated 5 years ago
- ☆151Updated last month
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆247Updated last month
- Introductory course into static timing analysis (STA).☆90Updated 5 months ago
- Logic synthesis and ABC based optimization☆49Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆205Updated 5 months ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆314Updated this week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆175Updated 3 weeks ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- ☆149Updated 2 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆81Updated 7 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆157Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆144Updated 10 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆62Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆71Updated last week
- ☆103Updated 5 years ago
- ☆65Updated this week
- ☆43Updated last year
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆96Updated 4 years ago
- A complete open-source design-for-testing (DFT) Solution☆147Updated 5 months ago
- Home of the open-source EDA course.☆35Updated last month
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆128Updated last year
- AIB Generator: Analog hardware compiler for AIB PHY☆33Updated 4 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- ☆54Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆41Updated 9 months ago