ncsu-eda / FreePDK3Links
☆183Updated 4 years ago
Alternatives and similar repositories for FreePDK3
Users that are interested in FreePDK3 are comparing it to the libraries listed below
Sorting:
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆191Updated 5 years ago
- ☆208Updated 8 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆274Updated last week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆193Updated this week
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆80Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆80Updated 4 years ago
- ☆93Updated this week
- Introductory course into static timing analysis (STA).☆99Updated 4 months ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆296Updated 3 weeks ago
- ☆153Updated 2 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆104Updated last year
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆370Updated last week
- Logic synthesis and ABC based optimization☆50Updated 2 weeks ago
- A complete open-source design-for-testing (DFT) Solution☆168Updated 2 months ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆43Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆164Updated 2 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆221Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- ☆84Updated 3 years ago
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆224Updated 2 months ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆301Updated last month
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- Physical Design Flow from RTL to GDS using Opensource tools.☆112Updated 4 years ago
- ☆107Updated 5 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago