ncsu-eda / FreePDK3
☆141Updated 3 years ago
Alternatives and similar repositories for FreePDK3:
Users that are interested in FreePDK3 are comparing it to the libraries listed below
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆171Updated 5 years ago
- ☆155Updated last month
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆177Updated last week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 4 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆249Updated 2 months ago
- ☆79Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆67Updated last year
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆322Updated this week
- ☆110Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆145Updated 10 months ago
- ☆149Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆57Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Introductory course into static timing analysis (STA).☆90Updated last week
- ☆43Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- This is a tutorial on standard digital design flow☆76Updated 3 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆61Updated last month
- Fully Open Source FASOC generators built on top of open-source EDA tools☆273Updated 3 weeks ago
- Home of the open-source EDA course.☆37Updated last month
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆77Updated last week
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- A Standalone Structural Verilog Parser☆91Updated 3 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆153Updated last month
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Logic synthesis and ABC based optimization☆49Updated 2 weeks ago
- ☆67Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆208Updated 6 months ago