ncsu-eda / FreePDK3Links
☆150Updated 3 years ago
Alternatives and similar repositories for FreePDK3
Users that are interested in FreePDK3 are comparing it to the libraries listed below
Sorting:
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆180Updated 5 years ago
- ☆174Updated 4 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated 4 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆186Updated 2 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆337Updated 2 weeks ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆151Updated last week
- Introductory course into static timing analysis (STA).☆94Updated last week
- A complete open-source design-for-testing (DFT) Solution☆161Updated last month
- Fully Open Source FASOC generators built on top of open-source EDA tools☆283Updated 2 weeks ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆72Updated 4 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- ☆76Updated this week
- ☆112Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆94Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆46Updated last year
- ☆79Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆66Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆90Updated 10 months ago
- ☆149Updated 2 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆216Updated 8 months ago
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆205Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆283Updated last month
- A Fast, Low-Overhead On-chip Network☆214Updated last week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆64Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆161Updated last month
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆120Updated this week
- ☆105Updated 5 years ago