ncsu-eda / FreePDK3Links
☆183Updated 4 years ago
Alternatives and similar repositories for FreePDK3
Users that are interested in FreePDK3 are comparing it to the libraries listed below
Sorting:
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆195Updated 5 years ago
- ☆218Updated 9 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆275Updated 2 weeks ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆198Updated last month
- Introductory course into static timing analysis (STA).☆99Updated 5 months ago
- ☆157Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- A complete open-source design-for-testing (DFT) Solution☆173Updated 3 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆382Updated last week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆302Updated 2 months ago
- This is a tutorial on standard digital design flow☆80Updated 4 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆82Updated 3 years ago
- ☆97Updated last week
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆164Updated 2 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated last month
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆46Updated 5 years ago
- Logic synthesis and ABC based optimization☆51Updated 3 weeks ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆104Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆307Updated 2 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆223Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆44Updated 3 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆54Updated last year
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆98Updated last year
- Physical Design Flow from RTL to GDS using Opensource tools.☆115Updated 5 years ago
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆237Updated 4 months ago