ncsu-eda / FreePDK3
☆133Updated 3 years ago
Alternatives and similar repositories for FreePDK3:
Users that are interested in FreePDK3 are comparing it to the libraries listed below
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆161Updated 4 years ago
- ☆124Updated 7 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆308Updated 3 weeks ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆247Updated 3 weeks ago
- OpenROAD users should look at this repository first for instructions on getting started☆102Updated 3 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆141Updated 8 months ago
- Introductory course into static timing analysis (STA).☆83Updated 3 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 4 years ago
- ☆37Updated 10 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆198Updated 3 months ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆150Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆54Updated 2 years ago
- Logic synthesis and ABC based optimization☆49Updated last week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆172Updated last month
- ☆109Updated last year
- ☆147Updated 2 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆259Updated this week
- Curriculum for a university course to teach chip design using open source EDA tools☆57Updated last year
- ☆79Updated 2 years ago
- ☆40Updated 5 months ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆37Updated 3 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆133Updated last week
- ideas and eda software for vlsi design☆49Updated last week
- ☆53Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆69Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- A complete open-source design-for-testing (DFT) Solution☆145Updated 3 months ago
- ☆102Updated 5 years ago