fakeram generator for use by researchers who do not have access to commercial ram generators
☆39Jan 13, 2023Updated 3 years ago
Alternatives and similar repositories for bsg_fakeram
Users that are interested in bsg_fakeram are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 3 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- ☆20Oct 28, 2024Updated last year
- This repository provides supplementary material for our paper HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifi…☆21May 8, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆21Apr 15, 2026Updated last month
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 9 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆41Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463Updated this week
- ☆39Apr 10, 2023Updated 3 years ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆159May 1, 2026Updated 3 weeks ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15May 22, 2026Updated last week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38Mar 15, 2026Updated 2 months ago
- Bazel/Build Analysis and Navigation Tool☆29May 20, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 3 months ago
- An open-source static random access memory (SRAM) compiler.☆1,065May 15, 2026Updated 2 weeks ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆25Jan 27, 2023Updated 3 years ago
- ☆15Jun 14, 2022Updated 3 years ago
- ☆25Jun 23, 2024Updated last year
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆168Nov 10, 2025Updated 6 months ago
- ☆13Apr 29, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆132Apr 23, 2023Updated 3 years ago
- EDA physical synthesis optimization kit☆67Nov 13, 2023Updated 2 years ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 3 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- TBD☆15Feb 6, 2025Updated last year
- Characterizer☆37Updated this week
- ☆113May 22, 2026Updated last week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆222Mar 8, 2020Updated 6 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆16Mar 3, 2026Updated 2 months ago
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆292May 9, 2026Updated 2 weeks ago
- ☆105Jun 27, 2022Updated 3 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆20Apr 10, 2023Updated 3 years ago
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago