fakeram generator for use by researchers who do not have access to commercial ram generators
☆38Jan 13, 2023Updated 3 years ago
Alternatives and similar repositories for bsg_fakeram
Users that are interested in bsg_fakeram are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆19Oct 28, 2024Updated last year
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- This repository provides supplementary material for our paper HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifi…☆21May 8, 2024Updated last year
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- ☆21Mar 12, 2026Updated 2 weeks ago
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 9 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆37Mar 23, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆454Mar 8, 2026Updated 3 weeks ago
- ☆39Apr 10, 2023Updated 2 years ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆156Updated this week
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15Mar 19, 2026Updated last week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38Mar 15, 2026Updated 2 weeks ago
- Bazel/Build Analysis and Navigation Tool☆27Mar 19, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated last month
- An open-source static random access memory (SRAM) compiler.☆1,024Mar 12, 2026Updated 2 weeks ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆23Jan 27, 2023Updated 3 years ago
- ☆15Jun 14, 2022Updated 3 years ago
- ☆24Jun 23, 2024Updated last year
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆23Feb 15, 2024Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 4 months ago
- ☆13Mar 18, 2026Updated last week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- EDA physical synthesis optimization kit☆65Nov 13, 2023Updated 2 years ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 3 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- TBD☆15Feb 6, 2025Updated last year
- ☆106Mar 21, 2026Updated last week
- Characterizer☆32Nov 19, 2025Updated 4 months ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆212Mar 8, 2020Updated 6 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Mar 3, 2026Updated 3 weeks ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 11 months ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆287Dec 8, 2025Updated 3 months ago
- ☆105Jun 27, 2022Updated 3 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Apr 10, 2023Updated 2 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago