fakeram generator for use by researchers who do not have access to commercial ram generators
☆46Jan 13, 2023Updated 3 years ago
Alternatives and similar repositories for bsg_fakeram
Users that are interested in bsg_fakeram are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- MIPS R10000 architecture simulator with C++☆11Jun 8, 2023Updated 3 years ago
- ☆21Oct 28, 2024Updated last year
- This repository provides supplementary material for our paper HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifi…☆24May 8, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 9 years ago
- ☆23Sep 28, 2026Updated 2 weeks ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆29Feb 24, 2026Updated 7 months ago
- ☆39Apr 10, 2023Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Oct 9, 2026Updated last week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆39Sep 21, 2026Updated 3 weeks ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆170Oct 9, 2026Updated last week
- Digital Design Equivalence Checking☆111Updated this week
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 8 months ago
- An open-source static random access memory (SRAM) compiler.☆1,156Updated this week
- ☆15Jun 14, 2022Updated 4 years ago
- generate C++ reader/writer from XSD schema☆10Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆175Nov 10, 2025Updated 11 months ago
- ☆25Jun 23, 2024Updated 2 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- ☆14Jun 21, 2026Updated 3 months ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆137Apr 23, 2023Updated 3 years ago
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆36Jul 15, 2024Updated 2 years ago
- EDA physical synthesis optimization kit☆69Nov 13, 2023Updated 2 years ago
- Characterizer☆39Aug 26, 2026Updated last month
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆300Jun 18, 2026Updated 4 months ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆106Jun 27, 2022Updated 4 years ago
- Bazel/Build Analysis and Navigation Tool☆30Sep 3, 2026Updated last month
- TBD☆15Feb 6, 2025Updated last year
- A simple MOSFET model for analog/RF IC design and simulation☆55Oct 7, 2026Updated last week
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- Repository containing common Makefiles for setting up conda environments.☆10Feb 10, 2023Updated 3 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 10 years ago