bespoke-silicon-group / bsg_fakeramView external linksLinks
fakeram generator for use by researchers who do not have access to commercial ram generators
☆37Jan 13, 2023Updated 3 years ago
Alternatives and similar repositories for bsg_fakeram
Users that are interested in bsg_fakeram are comparing it to the libraries listed below
Sorting:
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- ☆19Oct 28, 2024Updated last year
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 8 years ago
- ☆40Apr 10, 2023Updated 2 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- Characterizer☆31Nov 19, 2025Updated 2 months ago
- This repository provides supplementary material for our paper HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifi…☆20May 8, 2024Updated last year
- ☆21Feb 5, 2026Updated last week
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- ☆20Jun 23, 2024Updated last year
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 3 months ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- EDA physical synthesis optimization kit☆64Nov 13, 2023Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 3 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆39Jun 10, 2021Updated 4 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆445Sep 6, 2025Updated 5 months ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆281Dec 8, 2025Updated 2 months ago
- ☆14Feb 3, 2025Updated last year
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- ☆12Feb 6, 2026Updated last week
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- ☆51Apr 8, 2024Updated last year
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- Copyleftist's Standard Cell Library☆100May 2, 2024Updated last year
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆153Dec 9, 2025Updated 2 months ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆33Jul 19, 2024Updated last year
- Library of open source PDKs☆65Feb 3, 2026Updated last week
- ☆104Jun 27, 2022Updated 3 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated last year
- ☆15Dec 17, 2025Updated last month