OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
☆569Updated this week
Alternatives and similar repositories for OpenROAD-flow-scripts
Users that are interested in OpenROAD-flow-scripts are comparing it to the libraries listed below
Sorting:
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,450Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- OpenSTA engine☆552Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆334Dec 2, 2025Updated 2 months ago
- An open-source static random access memory (SRAM) compiler.☆1,012Jan 16, 2026Updated last month
- Fully Open Source FASOC generators built on top of open-source EDA tools☆315Oct 22, 2025Updated 4 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆301Jan 5, 2026Updated last month
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆677Feb 17, 2026Updated last week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆391Feb 19, 2026Updated last week
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago
- An open-source EDA infrastructure and tools from netlist to GDS☆487Jan 10, 2026Updated last month
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,124Updated this week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆206Mar 8, 2020Updated 5 years ago
- Deep learning toolkit-enabled VLSI placement☆943Feb 19, 2026Updated last week
- Modular hardware build system☆1,130Updated this week
- OpenROAD users should look at this repository first for instructions on getting started☆101Apr 3, 2021Updated 4 years ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆784Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆283Dec 8, 2025Updated 2 months ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,430Oct 28, 2024Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Jan 16, 2026Updated last month
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆444Updated this week
- Yosys Open SYnthesis Suite☆4,293Updated this week
- Magic VLSI Layout Tool☆618Feb 20, 2026Updated last week
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- ☆103Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 3 months ago
- KLayout Main Sources☆1,055Feb 19, 2026Updated last week
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆77Jan 15, 2026Updated last month
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆107Aug 21, 2024Updated last year
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆207Jan 7, 2026Updated last month
- Material for OpenROAD Tutorial at DAC 2020☆46Dec 8, 2022Updated 3 years ago
- A Standalone Structural Verilog Parser☆98Mar 31, 2022Updated 3 years ago
- ☆86Jan 15, 2025Updated last year
- skywater 130nm pdk☆43Feb 21, 2026Updated last week
- Logic synthesis and ABC based optimization☆52Feb 6, 2026Updated 3 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆225Oct 26, 2024Updated last year
- SystemVerilog synthesis tool☆227Mar 10, 2025Updated 11 months ago