The-OpenROAD-Project / OpenROAD-flow-scriptsLinks
OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
☆432Updated this week
Alternatives and similar repositories for OpenROAD-flow-scripts
Users that are interested in OpenROAD-flow-scripts are comparing it to the libraries listed below
Sorting:
- OpenSTA engine☆471Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆330Updated last week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆280Updated 2 weeks ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆254Updated 3 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆543Updated 2 weeks ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆292Updated 3 months ago
- ☆299Updated 2 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Common SystemVerilog components☆623Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆324Updated this week
- The UVM written in Python☆429Updated last month
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆177Updated 5 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆330Updated 3 months ago
- SystemVerilog to Verilog conversion☆631Updated 2 weeks ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆212Updated 7 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆624Updated 2 years ago
- ☆166Updated 2 months ago
- https://caravel-user-project.readthedocs.io☆201Updated 3 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆180Updated 3 weeks ago
- lowRISC Style Guides☆429Updated 8 months ago
- An open-source static random access memory (SRAM) compiler.☆908Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆575Updated last week
- ☆323Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆393Updated this week
- Build Customized FPGA Implementations for Vivado☆322Updated this week
- ☆146Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆500Updated 3 months ago
- An abstraction library for interfacing EDA tools☆693Updated last month
- Magic VLSI Layout Tool☆543Updated 2 weeks ago