The-OpenROAD-Project / OpenROAD-flow-scriptsLinks
OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
☆495Updated this week
Alternatives and similar repositories for OpenROAD-flow-scripts
Users that are interested in OpenROAD-flow-scripts are comparing it to the libraries listed below
Sorting:
- OpenSTA engine☆508Updated last week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆360Updated last week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆292Updated 3 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆268Updated last week
- ☆318Updated 3 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆658Updated 3 months ago
- ☆194Updated 6 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆313Updated 7 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 11 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆294Updated last week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆187Updated 5 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆617Updated last week
- An open-source static random access memory (SRAM) compiler.☆952Updated 3 months ago
- ☆176Updated 4 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆192Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆611Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆349Updated 7 months ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Magic VLSI Layout Tool☆568Updated last week
- SystemVerilog to Verilog conversion☆668Updated 3 months ago
- Machine Generated Analog IC Layout☆255Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆344Updated this week
- ☆149Updated 2 years ago
- lowRISC Style Guides☆460Updated 3 months ago
- Common SystemVerilog components☆661Updated 2 weeks ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆669Updated this week
- Physical Design Flow from RTL to GDS using Opensource tools.☆110Updated 4 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆416Updated last month
- https://caravel-user-project.readthedocs.io☆218Updated 7 months ago