The-OpenROAD-Project / OpenROAD-flow-scriptsLinks
OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
☆474Updated this week
Alternatives and similar repositories for OpenROAD-flow-scripts
Users that are interested in OpenROAD-flow-scripts are comparing it to the libraries listed below
Sorting:
- OpenSTA engine☆497Updated 2 weeks ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆351Updated last week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆313Updated 6 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆287Updated last month
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆258Updated last month
- A High-performance Timing Analysis Tool for VLSI Systems☆646Updated last month
- ☆311Updated last month
- The UVM written in Python☆450Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆598Updated 2 weeks ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆590Updated this week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆345Updated 6 months ago
- An open-source static random access memory (SRAM) compiler.☆938Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆338Updated this week
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆286Updated 3 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 10 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆407Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆523Updated 3 weeks ago
- Common SystemVerilog components☆649Updated last week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆182Updated 5 years ago
- ☆181Updated 5 months ago
- ☆164Updated 3 years ago
- SystemVerilog to Verilog conversion☆659Updated 2 months ago
- https://caravel-user-project.readthedocs.io☆215Updated 6 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆646Updated this week
- lowRISC Style Guides☆450Updated 2 months ago
- Magic VLSI Layout Tool☆562Updated this week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆187Updated 3 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆162Updated 2 years ago
- 100 Days of RTL☆389Updated last year