google / gf180mcu-pdkLinks
PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).
☆399Updated 2 years ago
Alternatives and similar repositories for gf180mcu-pdk
Users that are interested in gf180mcu-pdk are comparing it to the libraries listed below
Sorting:
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆330Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆330Updated 3 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆280Updated 2 weeks ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆543Updated 2 weeks ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆292Updated 3 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆212Updated 7 months ago
- Magic VLSI Layout Tool☆543Updated last week
- ☆323Updated 2 years ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆151Updated last year
- ☆111Updated 2 years ago
- An open-source static random access memory (SRAM) compiler.☆908Updated 2 months ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆382Updated this week
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- FOSS Flow For FPGA☆389Updated 5 months ago
- https://caravel-user-project.readthedocs.io☆201Updated 3 months ago
- CORE-V Family of RISC-V Cores☆269Updated 3 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆180Updated 3 weeks ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆504Updated this week
- Fabric generator and CAD tools.☆185Updated last week
- An abstraction library for interfacing EDA tools☆693Updated last month
- VeeR EL2 Core☆278Updated 2 weeks ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆432Updated this week
- SystemVerilog to Verilog conversion☆631Updated 2 weeks ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆254Updated 3 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago
- ☆146Updated 3 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆324Updated this week
- Common SystemVerilog components☆623Updated this week