☆33Aug 23, 2022Updated 3 years ago
Alternatives and similar repositories for RosettaStone
Users that are interested in RosettaStone are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- OpenROAD's Chatbot Assistant☆37Updated this week
- ☆10Mar 14, 2022Updated 4 years ago
- ☆10Dec 12, 2023Updated 2 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- RePlAce global placement tool☆247Aug 13, 2020Updated 5 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Aug 11, 2020Updated 5 years ago
- ☆14Jul 19, 2024Updated last year
- ☆33Dec 16, 2021Updated 4 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆311Jan 5, 2026Updated 2 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- ☆10Apr 8, 2025Updated 11 months ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- ☆31May 8, 2025Updated 10 months ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆25Dec 17, 2019Updated 6 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆158Jan 16, 2026Updated 2 months ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 8 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- RTL-to-Vector-to-GDS☆68Dec 5, 2025Updated 3 months ago
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 7 years ago
- ☆19Oct 28, 2024Updated last year
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- Deep learning toolkit-enabled VLSI placement☆961Feb 19, 2026Updated last month
- ☆54Apr 8, 2024Updated last year
- Statically-linked deep learning library written in C++ from scratch☆12Apr 14, 2020Updated 5 years ago
- ☆160Jul 12, 2023Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- End-to-End Open-Source I2C GPIO Expander☆36Updated this week
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- Project of OOP, Tsinghua University, 2018 spring; Implement of "VLSI Module Placement Based on Rectangle Packing by the Sequence-Pair"☆13Jun 30, 2019Updated 6 years ago
- A Verilog parser for Haskell.☆36Jul 6, 2021Updated 4 years ago