☆36Aug 23, 2022Updated 3 years ago
Alternatives and similar repositories for RosettaStone
Users that are interested in RosettaStone are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open Source Detailed Placement engine☆41Nov 27, 2019Updated 6 years ago
- OpenROAD's Chatbot Assistant☆40Updated this week
- ☆10Mar 14, 2022Updated 4 years ago
- ☆10Dec 12, 2023Updated 2 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- RePlAce global placement tool☆252Aug 13, 2020Updated 5 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆24Aug 11, 2020Updated 5 years ago
- ☆14Jul 19, 2024Updated last year
- ☆33Dec 16, 2021Updated 4 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆336Jan 5, 2026Updated 4 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- ☆10Apr 8, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- Intel's Analog Detailed Router☆42Jul 18, 2019Updated 6 years ago
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- ☆37May 8, 2025Updated last year
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆25Dec 17, 2019Updated 6 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 10 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆163Jan 16, 2026Updated 4 months ago
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 7 years ago
- RTL-to-Vector-to-GDS☆77Apr 2, 2026Updated last month
- ☆56Apr 8, 2024Updated 2 years ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- Deep learning toolkit-enabled VLSI placement☆994Apr 24, 2026Updated 3 weeks ago
- Statically-linked deep learning library written in C++ from scratch☆13Apr 14, 2020Updated 6 years ago
- ☆163Jul 12, 2023Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆139Jul 20, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆20Oct 28, 2024Updated last year
- Database and Tool Framework for EDA☆125Jan 25, 2021Updated 5 years ago
- End-to-End Open-Source I2C GPIO Expander☆44Mar 22, 2026Updated 2 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated last year
- Project of OOP, Tsinghua University, 2018 spring; Implement of "VLSI Module Placement Based on Rectangle Packing by the Sequence-Pair"☆13Jun 30, 2019Updated 6 years ago
- A Verilog parser for Haskell.☆37Jul 6, 2021Updated 4 years ago