ABKGroup / RosettaStone
☆23Updated 2 years ago
Alternatives and similar repositories for RosettaStone:
Users that are interested in RosettaStone are comparing it to the libraries listed below
- Collection of digital hardware modules & projects (benchmarks)☆42Updated 3 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- ☆38Updated 10 months ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- ☆69Updated 2 months ago
- OpenDesign Flow Database☆16Updated 6 years ago
- DATC RDF☆49Updated 4 years ago
- GPU-based logic synthesis tool☆81Updated 7 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆43Updated last month
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 3 months ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 5 years ago
- ☆28Updated 3 years ago
- UCSD Detailed Router☆84Updated 4 years ago
- SMT-based-STDCELL-Layout-Generator☆17Updated 3 years ago
- A parallel global router using the Galois framework☆27Updated last year
- ☆33Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆16Updated 4 years ago
- A LEF/DEF Utility.☆27Updated 5 years ago
- Delay Calculation ToolKit☆27Updated 2 years ago
- ☆20Updated 3 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- Circuit release of the MAGICAL project☆31Updated 5 years ago
- ☆29Updated last year
- Open Source Detailed Placement engine☆36Updated 5 years ago