ABKGroup / RosettaStoneLinks
☆32Updated 3 years ago
Alternatives and similar repositories for RosettaStone
Users that are interested in RosettaStone are comparing it to the libraries listed below
Sorting:
- ☆77Updated 5 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- ☆49Updated last year
- DATC RDF☆50Updated 5 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆58Updated 10 months ago
- A LEF/DEF Utility.☆32Updated 6 years ago
- UCSD Detailed Router☆94Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated this week
- ☆26Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- EDA physical synthesis optimization kit☆63Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- IDEA project source files☆110Updated last month
- ☆89Updated 5 months ago
- SMT-based-STDCELL-Layout-Generator☆18Updated 4 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆41Updated 4 months ago
- OpenDesign Flow Database☆16Updated 7 years ago
- ☆33Updated 5 years ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆58Updated 3 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆187Updated 6 months ago
- ☆94Updated this week
- ☆31Updated 3 years ago
- ☆107Updated 6 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year