ABKGroup / RosettaStone
☆25Updated 2 years ago
Alternatives and similar repositories for RosettaStone
Users that are interested in RosettaStone are comparing it to the libraries listed below
Sorting:
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆58Updated last week
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆17Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- SMT-based-STDCELL-Layout-Generator☆17Updated 3 years ago
- ☆43Updated last year
- DATC RDF☆50Updated 4 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- Delay Calculation ToolKit☆31Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆47Updated 4 months ago
- A LEF/DEF Utility.☆28Updated 5 years ago
- ☆33Updated 5 years ago
- ☆23Updated 4 years ago
- ☆71Updated 5 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- Artificial Netlist Generator☆39Updated last year
- UCSD Detailed Router☆87Updated 4 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- ☆18Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆47Updated 3 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- ☆31Updated 3 years ago
- A parallel global router using the Galois framework☆28Updated last year
- EDA physical synthesis optimization kit☆54Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago