ABKGroup / RosettaStone
☆23Updated 2 years ago
Alternatives and similar repositories for RosettaStone:
Users that are interested in RosettaStone are comparing it to the libraries listed below
- DATC Robust Design Flow.☆37Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- DATC RDF☆49Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆37Updated 2 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆41Updated 2 weeks ago
- Circuit release of the MAGICAL project☆30Updated 5 years ago
- ☆37Updated 9 months ago
- A LEF/DEF Utility.☆27Updated 5 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- UCSD Detailed Router☆82Updated 4 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆16Updated 4 years ago
- ☆68Updated last month
- A parallel global router using the Galois framework☆27Updated last year
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 2 months ago
- ☆26Updated 4 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated last year
- GPU-based logic synthesis tool☆79Updated 6 months ago
- ☆32Updated 5 years ago
- VLSI EDA Global Router☆71Updated 7 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 5 years ago
- EDA physical synthesis optimization kit☆50Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- SMT-based-STDCELL-Layout-Generator☆16Updated 3 years ago
- ☆20Updated 3 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- Optimal gate sizing of digital circuits using geometric programming☆10Updated 8 years ago
- ☆29Updated last year