CedarEDA / CedarEDA.jl

Related projects: ⓘ

• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆21Updated this week
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆27Updated last month
• siliconcompiler / lambdalib
  Hardware abstraction library
  ☆23Updated last week
• CedarEDA / CedarSim.jl
  Analog Circuit Simulator
  ☆12Updated 2 weeks ago
• StanfordVLSI / DaVE
  tools regarding on analog modeling, validation, and generation
  ☆18Updated last year
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆48Updated 2 weeks ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆38Updated last year
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆64Updated 2 weeks ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆40Updated 2 months ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆36Updated 5 months ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆44Updated 7 months ago
• laurentc2 / ASAP7_for_KLayout
  KLayout technology files for ASAP7 FinFET educational process
  ☆18Updated last year
• bluecheetah / bag
  BAG framework
  ☆41Updated last month
• andylithia / Project-Yatsuhashi-Chip1
  ☆39Updated last year
• phanrahan / mantle
  mantle library
  ☆42Updated last year
• efabless / sky130_sram_macros_old
  ☆35Updated 2 years ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆41Updated last week
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆26Updated 2 years ago
• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆27Updated last year
• scale-lab / PVTsensors
  Designs for Process-Voltage-Temperature (PVT) Sensors with MCU
  ☆20Updated 4 years ago
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆16Updated 2 weeks ago
• leonardt / hwtypes
  Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics
  ☆18Updated last year
• RIOSMPW / OpenRPDK28
  Open source process design kit for 28nm open process
  ☆38Updated 4 months ago
• google / globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu7t5v0
  7 track standard cells for GF180MCU provided by GlobalFoundries.
  ☆22Updated last year
• google / bigspicy
  ☆36Updated last year
• thesourcerer8 / StdCellLib
  LibreSilicon's Standard Cell Library Generator
  ☆14Updated 4 months ago
• google / globalfoundries-pdk-libs-gf180mcu_fd_pr
  Primitives for GF180MCU provided by GlobalFoundries.
  ☆45Updated last year
• semify-eda / fstdumper
  Verilog VPI module to dump FST (Fast Signal Trace) databases
  ☆15Updated last year
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆30Updated 4 months ago