CedarEDA / CedarEDA.jlView external linksLinks
Top level CedarEDA integration package
☆28Oct 22, 2024Updated last year
Alternatives and similar repositories for CedarEDA.jl
Users that are interested in CedarEDA.jl are comparing it to the libraries listed below
Sorting:
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆45Feb 3, 2026Updated last week
- 21st century electronic design automation tools, written in Rust.☆35Feb 8, 2026Updated last week
- Interchange formats for chip design.☆36Feb 3, 2026Updated last week
- Hardware Description Library☆88Jan 29, 2026Updated 2 weeks ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- Skill language interpreter☆73Aug 24, 2020Updated 5 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 6 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- ☆16Jan 25, 2026Updated 3 weeks ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated 7 months ago
- Exact reduction of ODE models via linear transformations☆12Feb 17, 2024Updated last year
- A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.☆12Dec 12, 2021Updated 4 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- ☆13Jan 20, 2023Updated 3 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Scala staging framework☆18Jul 13, 2018Updated 7 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Mar 12, 2023Updated 2 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated 9 months ago
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated 9 months ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 9 months ago
- Synthesizes efficient Z3 strategies tailored to your problem set! Repo for the IJCAI'24 paper: Layered and Staged Monte Carlo Tree Search…☆23Updated this week
- ☆27Mar 31, 2025Updated 10 months ago
- ☆16Jan 5, 2022Updated 4 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 8 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆445Aug 24, 2025Updated 5 months ago
- ☆40Apr 10, 2023Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Mar 13, 2025Updated 11 months ago
- Fully verified model checker for realtime systems☆17Sep 2, 2022Updated 3 years ago
- ☆18Feb 3, 2022Updated 4 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago