mflowgen / freepdk-45nmLinks
ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
☆191Updated 5 years ago
Alternatives and similar repositories for freepdk-45nm
Users that are interested in freepdk-45nm are comparing it to the libraries listed below
Sorting:
- ☆201Updated 7 months ago
- ☆178Updated 4 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆269Updated last week
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- Logic synthesis and ABC based optimization☆50Updated 2 weeks ago
- ☆44Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆37Updated 5 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆131Updated 7 years ago
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆296Updated 2 weeks ago
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆177Updated last month
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆80Updated 3 years ago
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆92Updated 6 years ago
- ☆149Updated 2 years ago
- ☆90Updated this week
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆112Updated 4 years ago
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆192Updated last month
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆43Updated 3 years ago
- AIB Generator: Analog hardware compiler for AIB PHY☆34Updated 5 years ago