mflowgen / freepdk-45nm
ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
☆165Updated 5 years ago
Alternatives and similar repositories for freepdk-45nm:
Users that are interested in freepdk-45nm are comparing it to the libraries listed below
- ☆138Updated last week
- ☆137Updated 3 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆246Updated 3 weeks ago
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- Logic synthesis and ABC based optimization☆49Updated last week
- Introductory course into static timing analysis (STA).☆86Updated 4 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆163Updated 4 months ago
- A complete open-source design-for-testing (DFT) Solution☆146Updated 4 months ago
- A Fast, Low-Overhead On-chip Network☆181Updated 2 weeks ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆70Updated 2 years ago
- ☆41Updated 6 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆127Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆91Updated 4 years ago
- Fabric generator and CAD tools☆162Updated 3 weeks ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆144Updated 9 months ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆123Updated 7 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆102Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆82Updated 5 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆93Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆137Updated last month
- Network on Chip Implementation written in SytemVerilog☆169Updated 2 years ago
- A Standalone Structural Verilog Parser☆89Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆63Updated this week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated 3 weeks ago
- Some useful documents of Synopsys☆66Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆156Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆265Updated last week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆311Updated last month
- reference block design for the ASAP7nm library in Cadence Innovus☆39Updated 8 months ago