mflowgen / freepdk-45nmLinks
ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
☆177Updated 5 years ago
Alternatives and similar repositories for freepdk-45nm
Users that are interested in freepdk-45nm are comparing it to the libraries listed below
Sorting:
- ☆166Updated 2 months ago
- ☆146Updated 3 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆254Updated 3 months ago
- Introductory course into static timing analysis (STA).☆94Updated last month
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- An AXI4 crossbar implementation in SystemVerilog☆156Updated 3 weeks ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- A complete open-source design-for-testing (DFT) Solution☆153Updated last week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆180Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- ☆42Updated 8 months ago
- Logic synthesis and ABC based optimization☆49Updated 3 weeks ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated 11 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆102Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆135Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆62Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆125Updated 7 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week