LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation
☆30Oct 28, 2024Updated last year
Alternatives and similar repositories for LLANA
Users that are interested in LLANA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- [AAAI 2025 Oral] AnalogCoder: Analog Circuit Design via Training-Free Code Generation☆191Feb 22, 2026Updated 5 months ago
- ☆19Dec 28, 2021Updated 4 years ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆16Feb 22, 2026Updated 5 months ago
- ☆15May 7, 2025Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆11Aug 19, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆56Jun 29, 2024Updated 2 years ago
- ☆89Oct 29, 2025Updated 9 months ago
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 7 years ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- An approach for Circuit Synthesis using Dataset Threshold queries.☆14May 28, 2023Updated 3 years ago
- A versatile generative model capable of designing topologies for wide range of analog circuits.☆113Apr 26, 2025Updated last year
- SPICE Netlist Datasets: https://symbench.github.io/spice-datasets/☆40Oct 10, 2023Updated 2 years ago
- [TCAD 2026] AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs☆65Mar 14, 2026Updated 5 months ago
- Online viewer of Xschem schematic files☆33Dec 14, 2025Updated 8 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆125Updated this week
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆44Jun 13, 2023Updated 3 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆17Jan 10, 2026Updated 7 months ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆31Apr 8, 2023Updated 3 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆213May 21, 2026Updated 2 months ago
- Automated Large-Scale PIC Routing (accepted at ISPD 2025)☆38Jan 13, 2026Updated 7 months ago
- A 10bit SAR ADC in Sky130☆40Dec 4, 2022Updated 3 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆26Jul 1, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- [NeurIPS 2022 Spotlight] MaskPlace: Fast Chip Placement via Reinforced Visual Representation Learning☆72Jan 5, 2026Updated 7 months ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- Analog Placement Quality Prediction☆26Mar 24, 2023Updated 3 years ago
- ☆295Jul 8, 2024Updated 2 years ago
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆39Nov 13, 2024Updated last year
- This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.☆30Feb 28, 2024Updated 2 years ago
- Machine Generated Analog IC Layout☆293Apr 24, 2024Updated 2 years ago
- ☆381Aug 7, 2026Updated last week
- Official Implementation of "Circuit Transformer: A Transformer That Preserves Logical Equivalence"☆28Mar 13, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31May 12, 2023Updated 3 years ago
- RL_PCB is a novel learning-based method for optimising the placement of circuit components on a Printed Circuit Board (PCB).☆66Jun 18, 2024Updated 2 years ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated 2 years ago
- LAYout with Gridded Objects v2☆69Jul 4, 2026Updated last month
- SAR ADC on tiny tapeout☆53Jan 29, 2025Updated last year
- ☆39Apr 10, 2023Updated 3 years ago