LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation
☆32Oct 28, 2024Updated last year
Alternatives and similar repositories for LLANA
Users that are interested in LLANA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Dec 28, 2021Updated 4 years ago
- [AAAI 2025 Oral] AnalogCoder: Analog Circuit Design via Training-Free Code Generation☆164Feb 22, 2026Updated 2 months ago
- [TCAD 2026] AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs☆50Mar 14, 2026Updated last month
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Feb 22, 2026Updated 2 months ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆80Oct 29, 2025Updated 6 months ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆90Jan 28, 2025Updated last year
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- ☆55Jun 29, 2024Updated last year
- awesome-Analog-IC-Design-Automation☆51Apr 19, 2023Updated 3 years ago
- An approach for Circuit Synthesis using Dataset Threshold queries.☆14May 28, 2023Updated 2 years ago
- SPICE Netlist Datasets: https://symbench.github.io/spice-datasets/☆36Oct 10, 2023Updated 2 years ago
- Online viewer of Xschem schematic files☆29Dec 14, 2025Updated 4 months ago
- ☆107Dec 31, 2025Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆44Jun 13, 2023Updated 2 years ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- Automated Large-Scale PIC Routing (accepted at ISPD 2025)☆36Jan 13, 2026Updated 3 months ago
- RL_PCB is a novel learning-based method for optimising the placement of circuit components on a Printed Circuit Board (PCB).☆56Jun 18, 2024Updated last year
- An EDA tool for automatic device sizing using Gm/Id method.☆15Jan 10, 2026Updated 3 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆198Apr 24, 2026Updated last week
- A versatile generative model capable of designing topologies for wide range of analog circuits.☆106Apr 26, 2025Updated last year
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆28Apr 8, 2023Updated 3 years ago
- This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.☆23Feb 28, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆278Jul 8, 2024Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆26Mar 11, 2023Updated 3 years ago
- Analog Placement Quality Prediction☆26Mar 24, 2023Updated 3 years ago
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆37Nov 13, 2024Updated last year
- ☆355Apr 28, 2026Updated last week
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆25Jul 1, 2024Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆26Aug 29, 2024Updated last year
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆16Sep 3, 2025Updated 8 months ago
- Machine Generated Analog IC Layout☆284Apr 24, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆24Feb 15, 2024Updated 2 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- LAYout with Gridded Objects v2☆67Jun 22, 2025Updated 10 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31May 12, 2023Updated 2 years ago
- ☆39Apr 10, 2023Updated 3 years ago
- A custom single-channel EEG device from PCB design to real-time brainwave visualization. Features analog front-end filtering, STM32 DSP (…☆38Sep 18, 2025Updated 7 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆145Mar 20, 2023Updated 3 years ago