dekura / LLANALinks
LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation
☆20Updated 8 months ago
Alternatives and similar repositories for LLANA
Users that are interested in LLANA are comparing it to the libraries listed below
Sorting:
- ☆50Updated last month
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆45Updated last month
- ☆65Updated 3 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆163Updated last month
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 10 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆33Updated last month
- ☆31Updated last year
- ☆23Updated 8 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 9 months ago
- awesome-Analog-IC-Design-Automation☆39Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆51Updated 6 months ago
- Analog Placement Quality Prediction☆22Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆128Updated 3 weeks ago
- Datasets for EDA LLM research☆32Updated 6 months ago
- ☆31Updated 3 years ago
- ☆57Updated 4 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 10 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆42Updated 2 months ago
- ☆15Updated 3 years ago
- ☆67Updated last year
- ☆52Updated last month
- Artificial Netlist Generator☆39Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 10 months ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- ☆86Updated 3 weeks ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆217Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆58Updated last week
- ☆270Updated 4 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆56Updated 3 years ago