dekura / LLANA
LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation
☆10Updated 5 months ago
Related projects: ⓘ
- ☆15Updated last week
- ☆53Updated last year
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆118Updated 3 months ago
- ☆114Updated 2 months ago
- The release for ICML 2023 paper☆29Updated 2 months ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated 10 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆16Updated last week
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆132Updated 8 months ago
- ☆39Updated 2 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆25Updated 3 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆107Updated last month
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆58Updated 3 weeks ago
- awesome-Analog-IC-Design-Automation☆24Updated last year
- Implementation of NeurIPS 2021 paper "On Joint Learning for Solving Placement and Routing in Chip Design" & NeurIPS 2022 paper "The Polic…☆195Updated 3 months ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆9Updated last year
- ☆67Updated 8 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆17Updated 2 years ago
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆34Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆37Updated last year
- ☆45Updated 3 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆28Updated 2 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆92Updated 2 months ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆48Updated 2 years ago
- Simple Python interface for ABC☆21Updated last year
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆10Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆28Updated 3 months ago
- ☆29Updated 11 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆54Updated 5 months ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA☆14Updated 2 months ago
- ☆26Updated 2 years ago