dekura / LLANALinks
LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation
☆21Updated 9 months ago
Alternatives and similar repositories for LLANA
Users that are interested in LLANA are comparing it to the libraries listed below
Sorting:
- ☆51Updated 2 months ago
- ☆70Updated 4 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆48Updated last month
- ☆31Updated 3 years ago
- ☆34Updated last year
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆166Updated last month
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆43Updated 2 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 6 months ago
- awesome-Analog-IC-Design-Automation☆39Updated 2 years ago
- ☆88Updated last month
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 2 weeks ago
- ☆52Updated 2 months ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 11 months ago
- ☆23Updated 9 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆133Updated last month
- Datasets for EDA LLM research☆32Updated 6 months ago
- ☆15Updated 3 years ago
- ☆84Updated last month
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 11 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆42Updated last week
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 11 months ago
- ☆31Updated last year
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- Analog Placement Quality Prediction☆23Updated 2 years ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆64Updated 6 months ago
- ☆74Updated last month
- A versatile generative model capable of designing topologies for wide range of analog circuits.☆50Updated 3 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 2 months ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Updated 9 months ago
- ☆45Updated last year