Lusica1031 / BTAssignLinks
☆16Updated 7 months ago
Alternatives and similar repositories for BTAssign
Users that are interested in BTAssign are comparing it to the libraries listed below
Sorting:
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆59Updated 3 months ago
- ☆34Updated 4 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆52Updated 3 months ago
- ☆47Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆139Updated 3 months ago
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆127Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆50Updated 11 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆56Updated 4 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆139Updated 2 years ago
- The first version of TritonPart☆29Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆61Updated 3 weeks ago
- ☆31Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆155Updated 5 months ago
- ☆87Updated 3 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated last year
- ☆23Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 8 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆284Updated 2 weeks ago
- Artificial Netlist Generator☆43Updated last year
- ☆20Updated 8 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- GPU-based logic synthesis tool☆90Updated 2 months ago
- ☆34Updated 4 years ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆21Updated 2 years ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆40Updated last month
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆31Updated 2 years ago