AUCOHL / DFFRAMLinks
Standard Cell Library based Memory Compiler using FF/Latch cells
☆151Updated last week
Alternatives and similar repositories for DFFRAM
Users that are interested in DFFRAM are comparing it to the libraries listed below
Sorting:
- A complete open-source design-for-testing (DFT) Solution☆161Updated last month
- Fabric generator and CAD tools.☆190Updated this week
- SystemVerilog synthesis tool☆201Updated 4 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆115Updated last year
- ☆79Updated 2 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- ☆150Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆120Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆168Updated 7 months ago
- Introductory course into static timing analysis (STA).☆94Updated last week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆137Updated 3 weeks ago
- SystemVerilog frontend for Yosys☆135Updated last week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆216Updated 8 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- ☆112Updated 2 years ago
- https://caravel-user-project.readthedocs.io☆206Updated 4 months ago
- FuseSoC standard core library☆144Updated last month
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆161Updated 2 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆139Updated 2 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 9 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆337Updated 2 weeks ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated 4 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆221Updated 2 weeks ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆180Updated 5 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆114Updated 3 years ago