AUCOHL / DFFRAMLinks
Standard Cell Library based Memory Compiler using FF/Latch cells
☆147Updated 11 months ago
Alternatives and similar repositories for DFFRAM
Users that are interested in DFFRAM are comparing it to the libraries listed below
Sorting:
- SystemVerilog synthesis tool☆194Updated 2 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- A complete open-source design-for-testing (DFT) Solution☆153Updated last week
- Fabric generator and CAD tools.☆185Updated last week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆139Updated 2 years ago
- Generic Register Interface (contains various adapters)☆120Updated 8 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- FuseSoC standard core library☆139Updated last week
- ☆111Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆162Updated 3 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated 2 weeks ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆135Updated 3 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆177Updated 5 years ago
- Control and status register code generator toolchain☆137Updated last week
- Mathematical Functions in Verilog☆92Updated 4 years ago
- Introductory course into static timing analysis (STA).☆94Updated last month
- Python packages providing a library for Verification Stimulus and Coverage☆121Updated this week
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- ☆78Updated 2 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 8 months ago
- RISC-V Verification Interface☆92Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆330Updated last week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆212Updated 7 months ago
- Verilog digital signal processing components☆139Updated 2 years ago