AUCOHL / DFFRAMLinks
Standard Cell Library based Memory Compiler using FF/Latch cells
☆147Updated last year
Alternatives and similar repositories for DFFRAM
Users that are interested in DFFRAM are comparing it to the libraries listed below
Sorting:
- A complete open-source design-for-testing (DFT) Solution☆159Updated 3 weeks ago
- Fabric generator and CAD tools.☆187Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆113Updated this week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆178Updated 5 years ago
- SystemVerilog frontend for Yosys☆128Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆139Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 7 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated 4 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆45Updated 3 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- ☆149Updated 3 years ago
- SystemVerilog synthesis tool☆198Updated 3 months ago
- A Fast, Low-Overhead On-chip Network☆211Updated last week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆282Updated last month
- ☆78Updated 2 years ago
- Generic Register Interface (contains various adapters)☆121Updated last week
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆63Updated 2 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆136Updated last year
- ☆169Updated 3 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- ☆111Updated 2 years ago
- RISC-V Verification Interface☆94Updated 3 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆136Updated this week