AUCOHL / DFFRAMLinks
Standard Cell Library based Memory Compiler using FF/Latch cells
☆152Updated last month
Alternatives and similar repositories for DFFRAM
Users that are interested in DFFRAM are comparing it to the libraries listed below
Sorting:
- Fabric generator and CAD tools.☆191Updated last week
- A complete open-source design-for-testing (DFT) Solution☆162Updated 2 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆106Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆126Updated last week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆171Updated 8 months ago
- SystemVerilog synthesis tool☆204Updated 4 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆140Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆115Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆71Updated 4 years ago
- ☆112Updated 2 years ago
- ☆156Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 7 months ago
- SystemVerilog frontend for Yosys☆146Updated 2 weeks ago
- ☆81Updated 2 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆216Updated 9 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆161Updated 2 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆138Updated 2 weeks ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆181Updated 5 years ago
- Introductory course into static timing analysis (STA).☆96Updated 3 weeks ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆114Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆285Updated 2 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated 10 months ago
- RISC-V System on Chip Template☆158Updated this week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 2 years ago
- Mathematical Functions in Verilog☆93Updated 4 years ago