CODA-Team / AnalogGymView external linksLinks
☆74Oct 29, 2025Updated 3 months ago
Alternatives and similar repositories for AnalogGym
Users that are interested in AnalogGym are comparing it to the libraries listed below
Sorting:
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- ☆24Jul 18, 2024Updated last year
- ☆49Jun 29, 2024Updated last year
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆30Oct 28, 2024Updated last year
- ☆97Dec 31, 2025Updated last month
- Machine Generated Analog IC Layout☆268Apr 24, 2024Updated last year
- Interchange formats for chip design.☆36Feb 3, 2026Updated last week
- Datasets for EDA LLM research☆38Jan 17, 2025Updated last year
- ☆333Jan 13, 2026Updated last month
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆14Jan 10, 2026Updated last month
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆80Jan 28, 2025Updated last year
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- ☆32Dec 16, 2021Updated 4 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Apr 7, 2023Updated 2 years ago
- LAYout with Gridded Objects v2☆68Jun 22, 2025Updated 7 months ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated last year
- awesome-Analog-IC-Design-Automation☆46Apr 19, 2023Updated 2 years ago
- Analog Placement Quality Prediction☆25Mar 24, 2023Updated 2 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆48Jun 24, 2024Updated last year
- A robust analog circuit parameter optimization framework with sampling-efficient reinforcement learning☆23Dec 9, 2024Updated last year
- ☆12Dec 11, 2023Updated 2 years ago
- The implementation of FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design (NeurIPS 2025)☆30Nov 19, 2025Updated 2 months ago
- ☆236Mar 12, 2025Updated 11 months ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 2 years ago
- Characterizing and Optimizing EDA Flows for the Cloud (DATE'2021 and TCAD)☆11Nov 2, 2021Updated 4 years ago
- ☆10Apr 8, 2025Updated 10 months ago
- ☆16Dec 28, 2021Updated 4 years ago
- ☆125Jan 20, 2026Updated 3 weeks ago
- ☆59Jan 19, 2026Updated 3 weeks ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆184Jun 15, 2025Updated 7 months ago
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 8 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- A versatile generative model capable of designing topologies for wide range of analog circuits.☆96Apr 26, 2025Updated 9 months ago
- ☆14Aug 27, 2020Updated 5 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Jan 17, 2025Updated last year
- EDA physical synthesis optimization kit☆64Nov 13, 2023Updated 2 years ago
- ☆32Nov 27, 2023Updated 2 years ago