google / sky90fd-pdk
☆107Updated last year
Related projects ⓘ
Alternatives and complementary repositories for sky90fd-pdk
- Fully Open Source FASOC generators built on top of open-source EDA tools☆241Updated last week
- ☆76Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆133Updated 4 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆207Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆291Updated this week
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆58Updated last week
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆55Updated last month
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆72Updated 2 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆63Updated 3 weeks ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆141Updated 5 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆109Updated last year
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 3 years ago
- Learning to do things with the Skywater 130nm process☆71Updated 4 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆151Updated last week
- ☆69Updated last month
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆132Updated last year
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆129Updated last week
- Fabric generator and CAD tools☆148Updated this week
- https://caravel-user-project.readthedocs.io☆183Updated this week
- Index of the fully open source process design kits (PDKs) maintained by Google.☆87Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆48Updated 2 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆108Updated 3 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆148Updated 4 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆192Updated 2 weeks ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 3 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆94Updated this week
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆142Updated 2 years ago
- ☆45Updated last month
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆63Updated 3 years ago