IHP-GmbH / IHP-Open-PDKLinks
130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design
☆606Updated this week
Alternatives and similar repositories for IHP-Open-PDK
Users that are interested in IHP-Open-PDK are comparing it to the libraries listed below
Sorting:
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆355Updated last week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆288Updated 2 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆312Updated 6 months ago
- Magic VLSI Layout Tool☆564Updated this week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆659Updated this week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆418Updated 2 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆406Updated this week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆347Updated 6 months ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆490Updated this week
- ☆346Updated 2 years ago
- https://caravel-user-project.readthedocs.io☆217Updated 6 months ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆142Updated this week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆188Updated 4 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 10 months ago
- An open-source static random access memory (SRAM) compiler.☆948Updated 2 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆164Updated last month
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆642Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆665Updated 2 months ago
- OpenSTA engine☆504Updated this week
- An abstraction library for interfacing EDA tools☆712Updated 2 weeks ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆157Updated last year
- ☆116Updated 2 years ago
- Book repository "Analysis and Design of Elementary MOS Amplifier Stages"☆363Updated last month
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆406Updated 2 weeks ago
- FOSS Flow For FPGA☆405Updated 8 months ago
- ☆315Updated 2 months ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆252Updated 3 years ago
- The UVM written in Python☆450Updated 2 months ago
- lowRISC Style Guides☆453Updated 3 months ago
- Bus bridges and other odds and ends☆587Updated 5 months ago