Alternatives and similar repositories for IHP-Open-PDK

Users that are interested in IHP-Open-PDK are comparing it to the libraries listed below

• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆382Updated this week
• iic-jku / IIC-OSIC-TOOLS
  IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…
  ☆732Updated last week
• chipfoundry / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆325Updated 3 weeks ago
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆303Updated 2 months ago
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆594Updated this week
• efabless / caravel
  Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
  ☆369Updated 10 months ago
• StefanSchippers / xschem
  A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…
  ☆427Updated last week
• google / gf180mcu-pdk
  PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).
  ☆450Updated 2 years ago
• mattvenn / awesome-opensource-asic-resources
  ☆368Updated 2 years ago
• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆542Updated this week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆979Updated 2 months ago
• efabless / caravel_user_project
  https://caravel-user-project.readthedocs.io
  ☆224Updated 10 months ago
• sscs-ose / sscs-ose-code-a-chip.github.io
  IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)
  ☆198Updated last month
• efabless / OpenLane
  This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …
  ☆160Updated last year
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆223Updated last year
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆733Updated last week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆417Updated 11 months ago
• bmurmann / Book-on-MOS-stages
  Book repository "Analysis and Design of Elementary MOS Amplifier Stages"
  ☆369Updated last week
• The-OpenROAD-Project / OpenSTA
  OpenSTA engine
  ☆534Updated 3 weeks ago
• iic-jku / analog-circuit-design
  Course material for a basic hands-on analog circuit design course with IC emphasis
  ☆172Updated 2 weeks ago
• bmurmann / EE628
  EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)
  ☆172Updated 4 months ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆214Updated this week
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆434Updated 3 years ago
• ALIGN-analoglayout / ALIGN-public
  ☆328Updated 2 weeks ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆417Updated 2 weeks ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆489Updated last week
• rggen / rggen
  Code generation tool for control and status registers
  ☆436Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆688Updated last month
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆628Updated last week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆680Updated 2 weeks ago