Alternatives and similar repositories for IHP-Open-PDK

Users that are interested in IHP-Open-PDK are comparing it to the libraries listed below

• efabless / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆306Updated 5 months ago
• iic-jku / IIC-OSIC-TOOLS
  IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…
  ☆618Updated last week
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆346Updated this week
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆284Updated last month
• StefanSchippers / xschem
  A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…
  ☆397Updated this week
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆557Updated this week
• efabless / caravel
  Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
  ☆343Updated 5 months ago
• google / gf180mcu-pdk
  PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).
  ☆410Updated 2 years ago
• mattvenn / awesome-opensource-asic-resources
  ☆337Updated 2 years ago
• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆468Updated this week
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆216Updated 9 months ago
• efabless / OpenLane
  This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …
  ☆155Updated last year
• sscs-ose / sscs-ose-code-a-chip.github.io
  IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)
  ☆186Updated 2 months ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆928Updated last month
• efabless / caravel_user_project
  https://caravel-user-project.readthedocs.io
  ☆211Updated 5 months ago
• The-OpenROAD-Project / OpenSTA
  OpenSTA engine
  ☆490Updated last week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆705Updated last week
• bmurmann / EE628
  EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)
  ☆160Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆653Updated last month
• google / sky90fd-pdk
  ☆112Updated 2 years ago
• iic-jku / analog-circuit-design
  Course material for a basic hands-on analog circuit design course with IC emphasis
  ☆133Updated last week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆400Updated 7 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆445Updated 3 weeks ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆628Updated last week
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆393Updated last week
• bmurmann / Book-on-MOS-stages
  Book repository "Analysis and Design of Elementary MOS Amplifier Stages"
  ☆361Updated 11 months ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆402Updated 2 months ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆724Updated this week
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆192Updated last week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆576Updated 3 months ago