ckchengucsd / SMTCellUCSDLinks
Cell Layout Generation for DTCO/STCO Exploration Toolkit
☆16Updated last month
Alternatives and similar repositories for SMTCellUCSD
Users that are interested in SMTCellUCSD are comparing it to the libraries listed below
Sorting:
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆20Updated 3 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- ☆16Updated 4 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated 11 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆23Updated 3 months ago
- ☆12Updated 2 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 4 years ago
- ☆25Updated last year
- Research paper based on or related to ABC.☆46Updated this week
- Logic optimization and technology mapping tool.☆19Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆34Updated 8 months ago
- Arithmetic multiplier benchmarks☆11Updated 7 years ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 5 months ago
- Awesome machine learning for logic synthesis☆29Updated 2 years ago
- ☆11Updated 2 years ago
- ☆22Updated last month
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 6 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆22Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆17Updated 3 months ago
- ☆16Updated 5 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 9 months ago
- ☆15Updated 2 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆16Updated last year
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 8 months ago
- A logic synthesis tool☆74Updated last week
- ☆10Updated 5 years ago
- GPU-based logic synthesis tool☆83Updated 3 weeks ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago