Cell Layout Generation for DTCO/STCO Exploration Toolkit
☆23May 24, 2025Updated 9 months ago
Alternatives and similar repositories for SMTCellUCSD
Users that are interested in SMTCellUCSD are comparing it to the libraries listed below
Sorting:
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆26Apr 9, 2025Updated 10 months ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆30May 8, 2025Updated 9 months ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated 2 months ago
- SATZilla SAT feature extraction tool☆11Jan 15, 2026Updated last month
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago
- ☆51Apr 8, 2024Updated last year
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated last month
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 2 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- ☆40Jan 22, 2026Updated last month
- LLM Evaluation Benchmark on Hardware Formal Verification☆37Apr 3, 2025Updated 11 months ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Mar 12, 2023Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- A Python/C++ implementation of Quine McCluskey(Tabulation) method.☆12Aug 31, 2018Updated 7 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Nov 1, 2022Updated 3 years ago
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated last month
- ☆19Nov 29, 2022Updated 3 years ago
- ☆17Mar 9, 2024Updated last year
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆28Jun 23, 2025Updated 8 months ago
- ☆16Jul 3, 2023Updated 2 years ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆41Dec 24, 2025Updated 2 months ago
- ☆23Nov 25, 2024Updated last year
- ☆23Jan 30, 2025Updated last year