ckchengucsd / SMTCellUCSDLinks
Cell Layout Generation for DTCO/STCO Exploration Toolkit
☆16Updated 3 months ago
Alternatives and similar repositories for SMTCellUCSD
Users that are interested in SMTCellUCSD are comparing it to the libraries listed below
Sorting:
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 4 months ago
- ☆17Updated 4 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆35Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆23Updated 2 years ago
- ☆24Updated last year
- Logic optimization and technology mapping tool.☆19Updated last year
- Research paper based on or related to ABC.☆51Updated last month
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Awesome machine learning for logic synthesis☆29Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 10 months ago
- ☆12Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated last week
- LLM Evaluation Benchmark on Hardware Formal Verification☆28Updated 4 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆16Updated 2 years ago
- GPU-based logic synthesis tool☆90Updated 2 weeks ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆13Updated 2 years ago
- Arithmetic multiplier benchmarks☆11Updated 7 years ago
- ☆19Updated 2 years ago
- ☆16Updated 6 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- A high-efficiency hybrid solving CEC algorithm☆13Updated 2 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆17Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 8 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 9 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 10 months ago