The-OpenROAD-Project / OpenROAD

Related projects ⓘ

Alternatives and complementary repositories for OpenROAD

• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆342Updated this week
• The-OpenROAD-Project / OpenSTA
  OpenSTA engine
  ☆412Updated 2 weeks ago
• The-OpenROAD-Project / OpenLane
  OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…
  ☆1,357Updated last month
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆836Updated last week
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆495Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆838Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,017Updated this week
• limbo018 / DREAMPlace
  Deep learning toolkit-enabled VLSI placement
  ☆709Updated 3 weeks ago
• OpenTimer / OpenTimer
  A High-performance Timing Analysis Tool for VLSI Systems
  ☆570Updated last year
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆862Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,654Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,495Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,206Updated 2 weeks ago
• cocotb / cocotb
  cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
  ☆1,814Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,565Updated last week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,314Updated last month
• google / gf180mcu-pdk
  PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).
  ☆372Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,113Updated last week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,193Updated 6 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆966Updated 4 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆822Updated last year
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,384Updated last week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆858Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,514Updated last week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,381Updated this week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆626Updated this week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,026Updated 2 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,442Updated last week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆742Updated this week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆657Updated 3 weeks ago