Alternatives and similar repositories for OpenROAD:

Users that are interested in OpenROAD are comparing it to the libraries listed below

• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆369Updated this week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆857Updated 2 months ago
• The-OpenROAD-Project / OpenSTA
  OpenSTA engine
  ☆425Updated last week
• The-OpenROAD-Project / OpenLane
  OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…
  ☆1,397Updated 3 weeks ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,042Updated this week
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆504Updated this week
• cocotb / cocotb
  cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
  ☆1,864Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆903Updated this week
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆663Updated 7 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,441Updated this week
• limbo018 / DREAMPlace
  Deep learning toolkit-enabled VLSI placement
  ☆738Updated last week
• OpenTimer / OpenTimer
  A High-performance Timing Analysis Tool for VLSI Systems
  ☆582Updated last year
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,434Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆584Updated last month
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,721Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆862Updated this week
• StefanSchippers / xschem
  A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…
  ☆352Updated this week
• OSCC-Project / iEDA
  ☆339Updated 3 weeks ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,232Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,672Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,468Updated last month
• ALIGN-analoglayout / ALIGN-public
  ☆277Updated last month
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆655Updated last week
• IHP-GmbH / IHP-Open-PDK
  130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design
  ☆439Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,356Updated this week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆537Updated last week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,602Updated this week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆659Updated 3 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,181Updated this week
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆304Updated this week