Alternatives and similar repositories for OpenROAD

Users that are interested in OpenROAD are comparing it to the libraries listed below

• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆444Updated this week
• The-OpenROAD-Project / OpenSTA
  OpenSTA engine
  ☆480Updated this week
• The-OpenROAD-Project / OpenLane
  OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…
  ☆1,509Updated 3 months ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,032Updated this week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆911Updated 2 months ago
• OpenTimer / OpenTimer
  A High-performance Timing Analysis Tool for VLSI Systems
  ☆631Updated 2 years ago
• limbo018 / DREAMPlace
  Deep learning toolkit-enabled VLSI placement
  ☆825Updated 2 months ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,110Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,881Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆922Updated this week
• IHP-GmbH / IHP-Open-PDK
  130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design
  ☆556Updated this week
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆543Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,953Updated this week
• OSCC-Project / iEDA
  ☆380Updated 2 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆639Updated last month
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆789Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,081Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,872Updated last week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,457Updated this week
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆721Updated last year
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆770Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,567Updated 2 weeks ago
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆334Updated last week
• ALIGN-analoglayout / ALIGN-public
  ☆303Updated 3 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,009Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,568Updated last week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆711Updated last month
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,300Updated 3 weeks ago
• google / gf180mcu-pdk
  PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).
  ☆402Updated 2 years ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆581Updated last week