Alternatives and similar repositories for OpenROAD:

Users that are interested in OpenROAD are comparing it to the libraries listed below

• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆381Updated this week
• The-OpenROAD-Project / OpenSTA
  OpenSTA engine
  ☆433Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,055Updated this week
• OpenTimer / OpenTimer
  A High-performance Timing Analysis Tool for VLSI Systems
  ☆585Updated last year
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆873Updated 3 months ago
• The-OpenROAD-Project / OpenLane
  OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…
  ☆1,424Updated 2 months ago
• limbo018 / DREAMPlace
  Deep learning toolkit-enabled VLSI placement
  ☆749Updated last month
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆510Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆925Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆871Updated last week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,204Updated 3 weeks ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,471Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,646Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,887Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,733Updated this week
• berkeley-abc / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆945Updated this week
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆198Updated 3 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,216Updated 9 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,612Updated last year
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆595Updated 2 weeks ago
• IHP-GmbH / IHP-Open-PDK
  130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design
  ☆467Updated this week
• OSCC-Project / iEDA
  ☆347Updated this week
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆309Updated 3 weeks ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,751Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆943Updated 3 years ago
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆680Updated 8 months ago
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆680Updated this week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,248Updated 9 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,404Updated 4 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆573Updated 2 weeks ago