OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
☆2,507Mar 18, 2026Updated this week
Alternatives and similar repositories for OpenROAD
Users that are interested in OpenROAD are comparing it to the libraries listed below
Sorting:
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆590Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,726Sep 15, 2025Updated 6 months ago
- OpenSTA engine☆555Updated this week
- Deep learning toolkit-enabled VLSI placement☆956Feb 19, 2026Updated last month
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,450Oct 28, 2024Updated last year
- RePlAce global placement tool☆247Aug 13, 2020Updated 5 years ago
- Yosys Open SYnthesis Suite☆4,333Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,021Mar 12, 2026Updated last week
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆311Jan 5, 2026Updated 2 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆691Dec 26, 2025Updated 2 months ago
- Modular hardware build system☆1,131Updated this week
- Magic VLSI Layout Tool☆621Updated this week
- An open-source EDA infrastructure and tools from netlist to GDS☆491Mar 11, 2026Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,213Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆402Mar 5, 2026Updated 2 weeks ago
- UCSD Detailed Router☆95Jan 5, 2021Updated 5 years ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆143Feb 27, 2023Updated 3 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆158Jan 16, 2026Updated 2 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,132Mar 11, 2026Updated last week
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- KLayout Main Sources☆1,062Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆323Oct 22, 2025Updated 4 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 10 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆228Oct 26, 2024Updated last year
- ☆342Jan 13, 2026Updated 2 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆130Feb 3, 2026Updated last month
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- OpenROAD users should look at this repository first for instructions on getting started☆101Apr 3, 2021Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Updated this week
- An Open-source FPGA IP Generator☆1,058Mar 13, 2026Updated last week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆694Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆335Dec 2, 2025Updated 3 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,439Updated this week
- ☆159Jul 12, 2023Updated 2 years ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆455Jul 17, 2025Updated 8 months ago
- Logic synthesis and ABC based optimization☆54Mar 4, 2026Updated 2 weeks ago
- ☆1,616Feb 11, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated last week