Alternatives and similar repositories for OpenROAD

Users that are interested in OpenROAD are comparing it to the libraries listed below

• The-OpenROAD-Project / OpenSTA
  OpenSTA engine
  ☆460Updated 2 weeks ago
• The-OpenROAD-Project / OpenLane
  OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…
  ☆1,480Updated 2 months ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆902Updated last month
• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆419Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆908Updated this week
• OpenTimer / OpenTimer
  A High-performance Timing Analysis Tool for VLSI Systems
  ☆620Updated last year
• limbo018 / DREAMPlace
  Deep learning toolkit-enabled VLSI placement
  ☆802Updated last month
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆988Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,087Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,431Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,844Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,812Updated this week
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆539Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,014Updated 3 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,539Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,578Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆627Updated last month
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,048Updated this week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,277Updated last week
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆710Updated 11 months ago
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,878Updated this week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,117Updated 3 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,281Updated last month
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,282Updated last year
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,976Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,441Updated 3 years ago
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,534Updated last week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆684Updated last week
• OSCC-Project / iEDA
  ☆376Updated last month
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆879Updated last year