Alternatives and similar repositories for OpenROAD:

Users that are interested in OpenROAD are comparing it to the libraries listed below

• The-OpenROAD-Project / OpenLane
  OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…
  ☆1,470Updated 2 months ago
• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆409Updated this week
• The-OpenROAD-Project / OpenSTA
  OpenSTA engine
  ☆456Updated last week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆891Updated 3 weeks ago
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆529Updated 2 weeks ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆979Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆901Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,822Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,082Updated this week
• IHP-GmbH / IHP-Open-PDK
  130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design
  ☆520Updated last week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,834Updated last week
• StefanSchippers / xschem
  A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…
  ☆376Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,524Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,025Updated this week
• OSCC-Project / iEDA
  ☆369Updated last week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,962Updated this week
• OpenTimer / OpenTimer
  A High-performance Timing Analysis Tool for VLSI Systems
  ☆610Updated last year
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆697Updated last month
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,520Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,767Updated this week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆758Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆616Updated 2 weeks ago
• aolofsson / awesome-semiconductor-startups
  List of awesome semiconductor startups
  ☆575Updated 2 weeks ago
• google / gf180mcu-pdk
  PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).
  ☆393Updated last year
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,564Updated last month
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,309Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,871Updated this week
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆320Updated 2 weeks ago
• limbo018 / DREAMPlace
  Deep learning toolkit-enabled VLSI placement
  ☆793Updated last week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,421Updated this week