Alternatives and similar repositories for OpenROAD

Users that are interested in OpenROAD are comparing it to the libraries listed below

• The-OpenROAD-Project / OpenLane
  OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…
  ☆1,536Updated 2 weeks ago
• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆464Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,117Updated this week
• The-OpenROAD-Project / OpenSTA
  OpenSTA engine
  ☆488Updated 2 weeks ago
• limbo018 / DREAMPlace
  Deep learning toolkit-enabled VLSI placement
  ☆845Updated this week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆923Updated 3 weeks ago
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆555Updated last month
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,051Updated this week
• OpenTimer / OpenTimer
  A High-performance Timing Analysis Tool for VLSI Systems
  ☆635Updated 2 weeks ago
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,944Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,044Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,910Updated last week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆958Updated this week
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆727Updated last year
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,005Updated this week
• IHP-GmbH / IHP-Open-PDK
  130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design
  ☆574Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,592Updated this week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆805Updated last month
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,594Updated last week
• berkeley-abc / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆1,017Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,116Updated this week
• iic-jku / IIC-OSIC-TOOLS
  IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…
  ☆594Updated last week
• StefanSchippers / xschem
  A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…
  ☆396Updated this week
• google / gf180mcu-pdk
  PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).
  ☆406Updated 2 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆649Updated last month
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,560Updated this week
• OSCC-Project / iEDA
  An open-source EDA infrastructure and tools from netlist to GDS
  ☆395Updated 2 weeks ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,310Updated last month
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,478Updated this week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,334Updated this week