DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node
☆14Dec 1, 2023Updated 2 years ago
Alternatives and similar repositories for DTMF-Receiver-Logic-Synthesis-and-Physical-Design-
Users that are interested in DTMF-Receiver-Logic-Synthesis-and-Physical-Design- are comparing it to the libraries listed below
Sorting:
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆26Apr 29, 2024Updated last year
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- cadence flow for genus and innovus with UPF added.☆16Jul 3, 2021Updated 4 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- Innovus backend scripts☆12Jun 20, 2022Updated 3 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆59Jun 25, 2024Updated last year
- AVR CPU Core Implementation in Verilog HDL.☆14Oct 28, 2018Updated 7 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12May 29, 2021Updated 4 years ago
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- Python bindings for openlava☆10Oct 24, 2019Updated 6 years ago
- Plugin manager using Qt framework to create Qt application based on custom loadable plugins☆12Oct 12, 2023Updated 2 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆10Jul 28, 2019Updated 6 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 4 years ago
- ☆15May 8, 2018Updated 7 years ago
- 一些小的python脚本☆13Nov 13, 2025Updated 3 months ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆13Jun 4, 2024Updated last year
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- Running Linux on IOb-SoC-OpenCryptoHW☆15Aug 15, 2024Updated last year
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆17Jan 28, 2022Updated 4 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆23Jan 27, 2023Updated 3 years ago
- ☆14Mar 4, 2020Updated 6 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆17Oct 24, 2021Updated 4 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago