DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node
☆19Dec 1, 2023Updated 2 years ago
Alternatives and similar repositories for DTMF-Receiver-Logic-Synthesis-and-Physical-Design-
Users that are interested in DTMF-Receiver-Logic-Synthesis-and-Physical-Design- are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Innovus backend scripts☆20Jun 20, 2022Updated 4 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆21May 28, 2021Updated 5 years ago
- cadence flow for genus and innovus with UPF added.☆18Jul 3, 2021Updated 5 years ago
- [TCL] - PNR - Innovus☆10Jun 15, 2023Updated 3 years ago
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆19Oct 24, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- RTL to GDS via Cadence Tools☆20May 17, 2022Updated 4 years ago
- A simple step by step tutorial for Cadence Innovus☆31Jul 22, 2026Updated 3 months ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆16Jul 31, 2024Updated 2 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆73Jun 25, 2024Updated 2 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆34Apr 29, 2024Updated 2 years ago
- ☆14Oct 22, 2026Updated 2 weeks ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆28Sep 8, 2024Updated 2 years ago
- 助记词碰撞器下载/私钥碰撞器下载☆11Mar 12, 2025Updated last year
- The template for VLSI project☆29Mar 3, 2023Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆28Jan 27, 2023Updated 3 years ago
- Tools for FPGA Assurance Flows☆14Sep 25, 2026Updated last month
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆34Jul 25, 2023Updated 3 years ago
- A Python script to download Apple Music songs/music videos/albums/playlists/posts.☆11Mar 3, 2025Updated last year
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆41Jun 2, 2021Updated 5 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Mar 31, 2018Updated 8 years ago
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆32Oct 3, 2022Updated 4 years ago
- ECE 5745 Tutorial 6: Automated ASIC Flow☆10Feb 4, 2022Updated 4 years ago
- Verilog interface for HC-SR04 Ultrasonic Ranging Module☆10Aug 3, 2023Updated 3 years ago
- Automates signal integrity (SI) and power integrity (PI) related simulations.☆19Oct 1, 2026Updated last month
- Plugin manager using Qt framework to create Qt application based on custom loadable plugins☆13Oct 12, 2023Updated 3 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- System Verilog BootCamp☆69Jan 21, 2022Updated 4 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Unified RISC-V Prefetch Queue and Branch Predictor☆11Sep 21, 2026Updated last month
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 15 years ago
- Generate Synthetic Benchmarks for FPGA Research☆10Aug 16, 2022Updated 4 years ago
- Apple Music decryption tool, based on zhaarey/apple-music-alac-atmos-downloader☆16Jun 25, 2024Updated 2 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆37Mar 23, 2024Updated 2 years ago