The-OpenROAD-Project / asap5Links
☆31Updated 2 years ago
Alternatives and similar repositories for asap5
Users that are interested in asap5 are comparing it to the libraries listed below
Sorting:
- ☆44Updated last year
- EDA physical synthesis optimization kit☆57Updated last year
- ☆24Updated 4 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated 11 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- Open source process design kit for 28nm open process☆56Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- A configurable SRAM generator☆50Updated this week
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- ☆166Updated 2 months ago
- ☆44Updated 5 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated last month
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated this week
- An open-source 3D IC design platform that leverages existing open EDA tools while incorporating tailored abstractions and customizations …☆28Updated this week
- A LEF/DEF Utility.☆30Updated 5 years ago
- AIB Generator: Analog hardware compiler for AIB PHY☆34Updated 4 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆13Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- A free standard cell library for SDDS-NCL circuits☆27Updated 2 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Logic synthesis and ABC based optimization☆49Updated 3 weeks ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 4 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 6 months ago
- DATC RDF☆50Updated 4 years ago
- ☆72Updated 5 months ago