☆47Mar 2, 2023Updated 3 years ago
Alternatives and similar repositories for asap5
Users that are interested in asap5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open source PDK using TIGFET 10nm devices.☆59Dec 19, 2022Updated 3 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- ☆212Aug 30, 2021Updated 4 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆66Jun 25, 2024Updated 2 years ago
- ☆306Mar 12, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open Source Detailed Placement engine☆13Feb 19, 2020Updated 6 years ago
- ☆11Apr 8, 2025Updated last year
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- ☆31Apr 23, 2024Updated 2 years ago
- GT3 PDK☆37Nov 14, 2025Updated 7 months ago
- ☆22May 25, 2023Updated 3 years ago
- An open-source custom cache generator.☆37Mar 14, 2024Updated 2 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆25Jan 27, 2023Updated 3 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆34Jul 25, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆15Jul 14, 2024Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆44Apr 10, 2026Updated 2 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- Automated Repair of Verilog Hardware Descriptions☆39Jan 16, 2025Updated last year
- ☆26Apr 24, 2021Updated 5 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆61May 20, 2020Updated 6 years ago
- Open source Photonics PDK for VTT's 3 um SOI platform.☆14Jun 12, 2026Updated 2 weeks ago
- Parametrized RTL benchmark suite☆25Jun 24, 2026Updated last week
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆32Jul 30, 2022Updated 3 years ago
- EPFL logic synthesis benchmarks☆257May 6, 2026Updated last month
- An open source Python library for plotting, analyzing, modeling, and documenting semiconductor electronic devices.☆13Sep 14, 2021Updated 4 years ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆66Apr 4, 2022Updated 4 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆95Aug 22, 2024Updated last year
- ☆40May 8, 2025Updated last year
- Characterizer☆37May 26, 2026Updated last month
- Analog Placement Quality Prediction☆26Mar 24, 2023Updated 3 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆761Jun 22, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- EDA physical synthesis optimization kit☆68Nov 13, 2023Updated 2 years ago
- GPU-based logic synthesis tool☆106Mar 31, 2026Updated 3 months ago
- This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream☆15May 31, 2022Updated 4 years ago
- DRAT/DPR proof checker☆10Feb 12, 2022Updated 4 years ago
- ☆15May 17, 2025Updated last year
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆17Apr 26, 2026Updated 2 months ago
- An open-source static random access memory (SRAM) compiler.☆1,084Updated this week