☆40Mar 2, 2023Updated 3 years ago
Alternatives and similar repositories for asap5
Users that are interested in asap5 are comparing it to the libraries listed below
Sorting:
- An open source PDK using TIGFET 10nm devices.☆56Dec 19, 2022Updated 3 years ago
- ☆239Mar 12, 2025Updated 11 months ago
- ☆191Aug 30, 2021Updated 4 years ago
- An open-source custom cache generator.☆34Mar 14, 2024Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆58Jun 25, 2024Updated last year
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆30Jul 25, 2023Updated 2 years ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- ☆26Apr 24, 2021Updated 4 years ago
- ☆10Apr 8, 2025Updated 10 months ago
- This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream☆15May 31, 2022Updated 3 years ago
- GT3 PDK☆22Nov 14, 2025Updated 3 months ago
- Open source Photonics PDK for VTT's 3 um SOI platform.☆14May 26, 2025Updated 9 months ago
- ☆30Apr 23, 2024Updated last year
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59May 20, 2020Updated 5 years ago
- ☆15Jul 14, 2024Updated last year
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆23Jan 27, 2023Updated 3 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- EDA physical synthesis optimization kit☆64Nov 13, 2023Updated 2 years ago
- Interchange formats for chip design.☆36Feb 15, 2026Updated 2 weeks ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- ☆14Mar 4, 2015Updated 10 years ago
- ☆21May 25, 2023Updated 2 years ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- ☆14Jan 24, 2023Updated 3 years ago
- Automated Repair of Verilog Hardware Descriptions☆35Jan 16, 2025Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆41Dec 24, 2025Updated 2 months ago
- ☆40Jun 3, 2023Updated 2 years ago
- EPFL logic synthesis benchmarks☆228Nov 18, 2025Updated 3 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆682Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,012Jan 16, 2026Updated last month
- ☆51Apr 8, 2024Updated last year
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆24Aug 24, 2024Updated last year
- ☆20Mar 1, 2021Updated 5 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- ☆81Jan 5, 2026Updated last month