☆46Mar 2, 2023Updated 3 years ago
Alternatives and similar repositories for asap5
Users that are interested in asap5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open source PDK using TIGFET 10nm devices.☆57Dec 19, 2022Updated 3 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- ☆204Aug 30, 2021Updated 4 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆63Jun 25, 2024Updated last year
- ☆268Mar 12, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Open Source Detailed Placement engine☆13Feb 19, 2020Updated 6 years ago
- ☆10Apr 8, 2025Updated last year
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- ☆31Apr 23, 2024Updated 2 years ago
- GT3 PDK☆29Nov 14, 2025Updated 5 months ago
- ☆21May 25, 2023Updated 2 years ago
- An open-source custom cache generator.☆35Mar 14, 2024Updated 2 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆24Jan 27, 2023Updated 3 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆33Jul 25, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆15Jul 14, 2024Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆42Apr 10, 2026Updated 3 weeks ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 3 years ago
- Automated Repair of Verilog Hardware Descriptions☆38Jan 16, 2025Updated last year
- ☆26Apr 24, 2021Updated 5 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆60May 20, 2020Updated 5 years ago
- Parametrized RTL benchmark suite☆26Feb 6, 2026Updated 2 months ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆31Jul 30, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- EPFL logic synthesis benchmarks☆244Mar 3, 2026Updated last month
- ASTRAN - Automatic Synthesis of Transistor Networks☆66Apr 4, 2022Updated 4 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆93Aug 22, 2024Updated last year
- ☆34May 8, 2025Updated 11 months ago
- Analog Placement Quality Prediction☆26Mar 24, 2023Updated 3 years ago
- Characterizer☆35Nov 19, 2025Updated 5 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆722Updated this week
- EDA physical synthesis optimization kit☆66Nov 13, 2023Updated 2 years ago
- ☆15May 17, 2025Updated 11 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- GPU-based logic synthesis tool☆102Mar 31, 2026Updated last month
- This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream☆15May 31, 2022Updated 3 years ago
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆16Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,048Apr 17, 2026Updated 2 weeks ago
- ☆40Jun 3, 2023Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆147Jul 23, 2025Updated 9 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆11Feb 11, 2021Updated 5 years ago