google / skywater-pdk
Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.
☆3,039Updated 2 months ago
Alternatives and similar repositories for skywater-pdk:
Users that are interested in skywater-pdk are comparing it to the libraries listed below
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,400Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,546Updated 2 months ago
- Build your hardware, easily!☆3,121Updated this week
- SERV - The SErial RISC-V CPU☆1,468Updated last month
- An open-source static random access memory (SRAM) compiler.☆857Updated 2 months ago
- Modular hardware build system☆905Updated this week
- A modern hardware definition language and toolchain based on Python☆1,612Updated last month
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,341Updated this week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆374Updated last year
- A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …☆1,648Updated this week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆1,731Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,442Updated this week
- Magic VLSI Layout Tool☆505Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,340Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,222Updated 6 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,177Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,722Updated this week
- nextpnr portable FPGA place and route tool☆1,357Updated this week
- A small, light weight, RISC CPU soft core☆1,340Updated last month
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆882Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,027Updated 3 weeks ago
- List of awesome open source hardware tools, generators, and reusable designs☆1,958Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆2,674Updated this week
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆664Updated 3 years ago
- Rocket Chip Generator☆3,317Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,786Updated 3 months ago
- XLS: Accelerated HW Synthesis☆1,228Updated this week
- Scala based HDL☆1,708Updated this week
- RISC-V Cores, SoC platforms and SoCs☆855Updated 3 years ago
- cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python☆1,864Updated this week