Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.
☆3,501Oct 28, 2024Updated last year
Alternatives and similar repositories for skywater-pdk
Users that are interested in skywater-pdk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,769Mar 25, 2026Updated last month
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆485May 31, 2023Updated 2 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆418Apr 28, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,052Updated this week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,623Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆722Apr 28, 2026Updated last week
- Magic VLSI Layout Tool☆647Apr 24, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,423Updated this week
- ☆124May 11, 2023Updated 2 years ago
- Modular hardware build system☆1,156Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆327Oct 22, 2025Updated 6 months ago
- Index of the fully open source process design kits (PDKs) maintained by Google.☆110Sep 4, 2022Updated 3 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆458Updated this week
- https://caravel-user-project.readthedocs.io☆230Feb 25, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- OpenSTA engine☆576Updated this week
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆121Jul 31, 2021Updated 4 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 4 years ago
- An Open-source FPGA IP Generator☆1,094Updated this week
- ☆355Apr 28, 2026Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆391Feb 26, 2025Updated last year
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆839Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- An abstraction library for interfacing EDA tools☆762Apr 24, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Build your hardware, easily!☆3,863Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆344Dec 2, 2025Updated 5 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,834Mar 13, 2026Updated last month
- Qflow full end-to-end digital synthesis flow for ASIC designs☆229Oct 26, 2024Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,222Updated this week
- SERV - The SErial RISC-V CPU☆1,791Feb 19, 2026Updated 2 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,568Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,864Apr 14, 2026Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,127Jun 27, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The Xyce™ Parallel Electronic Simulator☆134Apr 27, 2026Updated last week
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆623Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated last month
- XLS: Accelerated HW Synthesis☆1,481Updated this week
- nextpnr portable FPGA place and route tool☆1,658Updated this week
- KLayout Main Sources☆1,089Updated this week
- ☆175Jul 24, 2023Updated 2 years ago