Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.
☆3,438Oct 28, 2024Updated last year
Alternatives and similar repositories for skywater-pdk
Users that are interested in skywater-pdk are comparing it to the libraries listed below
Sorting:
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆469May 31, 2023Updated 2 years ago
- An open-source static random access memory (SRAM) compiler.☆1,016Jan 16, 2026Updated last month
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆395Feb 25, 2026Updated last week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,466Updated this week
- Magic VLSI Layout Tool☆620Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆682Feb 25, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,305Updated this week
- Modular hardware build system☆1,131Updated this week
- ☆122May 11, 2023Updated 2 years ago
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆318Oct 22, 2025Updated 4 months ago
- An Open-source FPGA IP Generator☆1,056Updated this week
- Build your hardware, easily!☆3,747Updated this week
- OpenSTA engine☆551Updated this week
- https://caravel-user-project.readthedocs.io☆229Feb 25, 2025Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,208Feb 26, 2026Updated last week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 4 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆444Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆384Feb 26, 2025Updated last year
- nextpnr portable FPGA place and route tool☆1,623Updated this week
- XLS: Accelerated HW Synthesis☆1,428Updated this week
- ☆339Jan 13, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆121Jul 31, 2021Updated 4 years ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆790Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,391Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- Index of the fully open source process design kits (PDKs) maintained by Google.☆109Sep 4, 2022Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- The Xyce™ Parallel Electronic Simulator☆113Feb 23, 2026Updated last week
- KLayout Main Sources☆1,056Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆226Oct 26, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆334Dec 2, 2025Updated 3 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week