google / skywater-pdkLinks
Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.
☆3,189Updated 8 months ago
Alternatives and similar repositories for skywater-pdk
Users that are interested in skywater-pdk are comparing it to the libraries listed below
Sorting:
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,518Updated 4 months ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,020Updated this week
- Modular hardware build system☆1,038Updated this week
- An open-source static random access memory (SRAM) compiler.☆912Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,114Updated this week
- SERV - The SErial RISC-V CPU☆1,606Updated 3 weeks ago
- nextpnr portable FPGA place and route tool☆1,461Updated this week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆402Updated 2 years ago
- Yosys Open SYnthesis Suite☆3,895Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,574Updated this week
- Magic VLSI Layout Tool☆543Updated last week
- List of awesome semiconductor startups☆638Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆2,967Updated this week
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,527Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,793Updated this week
- Build your hardware, easily!☆3,378Updated this week
- An Open-source FPGA IP Generator☆932Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,088Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,302Updated last week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆562Updated this week
- Random instruction generator for RISC-V processor verification☆1,135Updated 3 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,883Updated 2 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,570Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,808Updated 3 weeks ago
- A modern hardware definition language and toolchain based on Python☆1,714Updated this week
- A small, light weight, RISC CPU soft core☆1,420Updated 4 months ago
- XLS: Accelerated HW Synthesis☆1,306Updated this week
- RISC-V CPU Core (RV32IM)☆1,486Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,013Updated this week
- VeeR EH1 core☆884Updated 2 years ago