Alternatives and similar repositories for skywater-pdk

Users that are interested in skywater-pdk are comparing it to the libraries listed below

• The-OpenROAD-Project / OpenLane
  OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…
  ☆1,565Updated last month
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,010Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,068Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,503Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,637Updated 3 months ago
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,844Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,861Updated 2 months ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆939Updated 2 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,454Updated 3 weeks ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,144Updated this week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,098Updated 6 months ago
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,048Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,139Updated this week
• The-OpenROAD-Project / OpenROAD
  OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
  ☆2,131Updated this week
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆562Updated last week
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,469Updated this week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,646Updated last year
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,400Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,626Updated this week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,394Updated last month
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,605Updated last week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆824Updated 3 months ago
• steveicarus / iverilog
  Icarus Verilog
  ☆3,136Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆990Updated this week
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,768Updated last month
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,074Updated this week
• IHP-GmbH / IHP-Open-PDK
  130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design
  ☆597Updated this week
• hdl-util / hdmi
  Send video/audio over HDMI on an FPGA
  ☆1,198Updated last year
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,843Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆894Updated 2 years ago