google / skywater-pdkLinks
Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.
☆3,179Updated 7 months ago
Alternatives and similar repositories for skywater-pdk
Users that are interested in skywater-pdk are comparing it to the libraries listed below
Sorting:
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,509Updated 3 months ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,005Updated this week
- nextpnr portable FPGA place and route tool☆1,457Updated this week
- Yosys Open SYnthesis Suite☆3,866Updated this week
- Modular hardware build system☆1,028Updated this week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆402Updated 2 years ago
- XLS: Accelerated HW Synthesis☆1,304Updated this week
- Build your hardware, easily!☆3,365Updated last week
- SERV - The SErial RISC-V CPU☆1,600Updated 2 weeks ago
- An open-source static random access memory (SRAM) compiler.☆909Updated 2 months ago
- An Open-source FPGA IP Generator☆917Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,110Updated this week
- Magic VLSI Layout Tool☆542Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,785Updated last week
- A modern hardware definition language and toolchain based on Python☆1,714Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,083Updated 3 months ago
- cocotb: Python-based chip (RTL) verification☆2,003Updated this week
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,503Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆553Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆1,075Updated this week
- Scala based HDL☆1,799Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,797Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,567Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,872Updated this week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆514Updated this week
- Icarus Verilog☆3,071Updated last month
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆672Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,530Updated 11 months ago
- A small, light weight, RISC CPU soft core☆1,418Updated 4 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,344Updated 3 weeks ago