Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.
☆3,651Jul 21, 2026Updated 3 weeks ago
Alternatives and similar repositories for skywater-pdk
Users that are interested in skywater-pdk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,897Mar 25, 2026Updated 4 months ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆516May 31, 2023Updated 3 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆441Aug 4, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,115Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆798Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,966Updated this week
- Magic VLSI Layout Tool☆689Updated this week
- Yosys Open SYnthesis Suite☆4,664Updated this week
- ☆130May 11, 2023Updated 3 years ago
- Modular hardware build system☆1,198Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆348Oct 22, 2025Updated 9 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆972Updated this week
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆489Updated this week
- Index of the fully open source process design kits (PDKs) maintained by Google.☆112Sep 4, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆126Jul 31, 2021Updated 5 years ago
- OpenSTA engine☆601Updated this week
- https://caravel-user-project.readthedocs.io☆239Feb 25, 2025Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 4 years ago
- An Open-source FPGA IP Generator☆1,133Updated this week
- ☆380Updated this week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆406Feb 26, 2025Updated last year
- An abstraction library for interfacing EDA tools☆786Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,447Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Build your hardware, easily!☆4,042Aug 6, 2026Updated last week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆367Dec 2, 2025Updated 8 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,908Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆235Oct 26, 2024Updated last year
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆706Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,257Updated this week
- SERV - The SErial RISC-V CPU☆1,859Jul 10, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆3,840Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,008Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,328Jul 31, 2026Updated 2 weeks ago
- XLS: Accelerated HW Synthesis☆1,820Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Jul 28, 2026Updated 2 weeks ago
- The Xyce™ Parallel Electronic Simulator☆165Updated this week
- nextpnr portable FPGA place and route tool☆1,725Updated this week
- KLayout Main Sources☆1,165Updated this week
- ☆176Jul 24, 2023Updated 3 years ago