Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.
☆3,721Jul 21, 2026Updated 2 months ago
Alternatives and similar repositories for skywater-pdk
Users that are interested in skywater-pdk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,943Mar 25, 2026Updated 5 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆454Updated this week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆529May 31, 2023Updated 3 years ago
- An open-source static random access memory (SRAM) compiler.☆1,136Aug 16, 2026Updated last month
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆831Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,121Updated this week
- Magic VLSI Layout Tool☆706Updated this week
- Yosys Open SYnthesis Suite☆4,767Updated this week
- ☆131May 11, 2023Updated 3 years ago
- Modular hardware build system☆1,217Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆357Oct 22, 2025Updated 11 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆1,095Updated this week
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆495Updated this week
- Index of the fully open source process design kits (PDKs) maintained by Google.☆113Sep 4, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆126Jul 31, 2021Updated 5 years ago
- OpenSTA engine☆621Updated this week
- https://caravel-user-project.readthedocs.io☆239Feb 25, 2025Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆138Feb 22, 2022Updated 4 years ago
- An Open-source FPGA IP Generator☆1,154Updated this week
- ☆391Sep 15, 2026Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆412Feb 26, 2025Updated last year
- An abstraction library for interfacing EDA tools☆796Sep 15, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,462Sep 12, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Build your hardware, easily!☆4,121Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆374Dec 2, 2025Updated 9 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,940Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆236Oct 26, 2024Updated last year
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆750Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,268Updated this week
- SERV - The SErial RISC-V CPU☆1,887Aug 25, 2026Updated 3 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆3,946Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,382Sep 7, 2026Updated 2 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,063Updated this week
- XLS: Accelerated HW Synthesis☆1,903Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- The Xyce™ Parallel Electronic Simulator☆174Updated this week
- nextpnr portable FPGA place and route tool☆1,755Updated this week
- KLayout Main Sources☆1,203Updated this week
- ☆177Jul 24, 2023Updated 3 years ago