Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.
☆3,612Jul 21, 2026Updated this week
Alternatives and similar repositories for skywater-pdk
Users that are interested in skywater-pdk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,869Mar 25, 2026Updated 3 months ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆510May 31, 2023Updated 3 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆434Jul 17, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,097Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆783Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,891Updated this week
- Magic VLSI Layout Tool☆676Updated this week
- Yosys Open SYnthesis Suite☆4,623Updated this week
- ☆129May 11, 2023Updated 3 years ago
- Modular hardware build system☆1,190Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆342Oct 22, 2025Updated 9 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆938Updated this week
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆483Updated this week
- Index of the fully open source process design kits (PDKs) maintained by Google.☆112Sep 4, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆126Jul 31, 2021Updated 4 years ago
- OpenSTA engine☆594Updated this week
- https://caravel-user-project.readthedocs.io☆240Feb 25, 2025Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 4 years ago
- An Open-source FPGA IP Generator☆1,126Updated this week
- ☆372Jul 5, 2026Updated 2 weeks ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆404Feb 26, 2025Updated last year
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,440Jul 2, 2026Updated 3 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Build your hardware, easily!☆4,009Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆365Dec 2, 2025Updated 7 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,895Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆235Oct 26, 2024Updated last year
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆686Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,252Updated this week
- SERV - The SErial RISC-V CPU☆1,836Jul 10, 2026Updated 2 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆3,767Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,280Jun 27, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,984Jul 14, 2026Updated last week
- XLS: Accelerated HW Synthesis☆1,518Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆467Updated this week
- The Xyce™ Parallel Electronic Simulator☆160Jun 1, 2026Updated last month
- nextpnr portable FPGA place and route tool☆1,711Updated this week
- KLayout Main Sources☆1,141Updated this week
- ☆174Jul 24, 2023Updated 3 years ago