google / skywater-pdk

Related projects ⓘ

Alternatives and complementary repositories for skywater-pdk

• The-OpenROAD-Project / OpenLane
  OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…
  ☆1,357Updated last month
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆862Updated this week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆836Updated last week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,565Updated last week
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆495Updated this week
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,013Updated this week
• The-OpenROAD-Project / OpenROAD
  OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
  ☆1,613Updated this week
• stnolting / neorv32
  A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …
  ☆1,602Updated last week
• google / gf180mcu-pdk
  PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).
  ☆372Updated last year
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,580Updated this week
• sylefeb / Silice
  Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…
  ☆1,304Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,315Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,515Updated last week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,006Updated 2 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,381Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,658Updated this week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆774Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,019Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,499Updated this week
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,230Updated last month
• aolofsson / awesome-opensource-hardware
  List of awesome open source hardware tools, generators, and reusable designs
  ☆1,908Updated this week
• google / xls
  XLS: Accelerated HW Synthesis
  ☆1,212Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,291Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,305Updated last month
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,206Updated 2 weeks ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,444Updated this week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,124Updated last week
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,002Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆822Updated last year
• IHP-GmbH / IHP-Open-PDK
  130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design
  ☆412Updated this week