Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.
☆3,747Jul 21, 2026Updated 2 months ago
Alternatives and similar repositories for skywater-pdk
Users that are interested in skywater-pdk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,966Mar 25, 2026Updated 6 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆455Updated this week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆529May 31, 2023Updated 3 years ago
- An open-source static random access memory (SRAM) compiler.☆1,153Oct 2, 2026Updated last week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆847Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,166Updated this week
- Magic VLSI Layout Tool☆718Updated this week
- Yosys Open SYnthesis Suite☆4,803Updated this week
- ☆131May 11, 2023Updated 3 years ago
- Modular hardware build system☆1,230Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆365Oct 22, 2025Updated 11 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆1,122Updated this week
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆499Updated this week
- Index of the fully open source process design kits (PDKs) maintained by Google.☆113Sep 4, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆126Jul 31, 2021Updated 5 years ago
- OpenSTA engine☆626Sep 28, 2026Updated 2 weeks ago
- https://caravel-user-project.readthedocs.io☆242Feb 25, 2025Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆138Feb 22, 2022Updated 4 years ago
- An Open-source FPGA IP Generator☆1,162Updated this week
- ☆396Sep 15, 2026Updated 3 weeks ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆413Feb 26, 2025Updated last year
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,475Sep 25, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Build your hardware, easily!☆4,155Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆377Dec 2, 2025Updated 10 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,958Sep 23, 2026Updated 2 weeks ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆237Oct 26, 2024Updated last year
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆761Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,273Updated this week
- SERV - The SErial RISC-V CPU☆1,901Aug 25, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆4,008Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,102Updated this week
- XLS: Accelerated HW Synthesis☆1,950Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- The Xyce™ Parallel Electronic Simulator☆182Oct 5, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,771Updated this week
- KLayout Main Sources☆1,225Updated this week
- ☆178Jul 24, 2023Updated 3 years ago