Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.
☆3,555Oct 28, 2024Updated last year
Alternatives and similar repositories for skywater-pdk
Users that are interested in skywater-pdk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,824Mar 25, 2026Updated 2 months ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆495May 31, 2023Updated 3 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆426Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,069May 15, 2026Updated 3 weeks ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,746Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆750Updated this week
- Magic VLSI Layout Tool☆658Updated this week
- Yosys Open SYnthesis Suite☆4,513Jun 7, 2026Updated last week
- ☆126May 11, 2023Updated 3 years ago
- Modular hardware build system☆1,165Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆338Oct 22, 2025Updated 7 months ago
- Index of the fully open source process design kits (PDKs) maintained by Google.☆111Sep 4, 2022Updated 3 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆469Jun 1, 2026Updated last week
- https://caravel-user-project.readthedocs.io☆236Feb 25, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆122Jul 31, 2021Updated 4 years ago
- OpenSTA engine☆582Jun 3, 2026Updated last week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 4 years ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆890Updated this week
- An Open-source FPGA IP Generator☆1,111Updated this week
- ☆366Updated this week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆394Feb 26, 2025Updated last year
- An abstraction library for interfacing EDA tools☆771Apr 24, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,420Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Build your hardware, easily!☆3,927Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆351Dec 2, 2025Updated 6 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,858Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆232Oct 26, 2024Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,237Updated this week
- SERV - The SErial RISC-V CPU☆1,812Feb 19, 2026Updated 3 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,679Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Jun 3, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,203Jun 27, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The Xyce™ Parallel Electronic Simulator☆148Jun 1, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated 2 weeks ago
- XLS: Accelerated HW Synthesis☆1,498Updated this week
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆653Updated this week
- nextpnr portable FPGA place and route tool☆1,694Jun 5, 2026Updated last week
- KLayout Main Sources☆1,109May 29, 2026Updated 2 weeks ago
- ☆175Jul 24, 2023Updated 2 years ago