Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.
☆3,479Oct 28, 2024Updated last year
Alternatives and similar repositories for skywater-pdk
Users that are interested in skywater-pdk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,749Mar 25, 2026Updated 2 weeks ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆478May 31, 2023Updated 2 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆411Mar 5, 2026Updated last month
- An open-source static random access memory (SRAM) compiler.☆1,039Updated this week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,564Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆707Updated this week
- Magic VLSI Layout Tool☆632Updated this week
- Yosys Open SYnthesis Suite☆4,397Updated this week
- ☆123May 11, 2023Updated 2 years ago
- Modular hardware build system☆1,143Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆325Oct 22, 2025Updated 5 months ago
- Index of the fully open source process design kits (PDKs) maintained by Google.☆110Sep 4, 2022Updated 3 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆455Apr 7, 2026Updated last week
- OpenSTA engine☆567Updated this week
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- https://caravel-user-project.readthedocs.io☆231Feb 25, 2025Updated last year
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆121Jul 31, 2021Updated 4 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 4 years ago
- ☆351Jan 13, 2026Updated 3 months ago
- An Open-source FPGA IP Generator☆1,079Updated this week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆388Feb 26, 2025Updated last year
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated 2 weeks ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆810Apr 7, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,407Feb 13, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Build your hardware, easily!☆3,835Apr 8, 2026Updated last week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆343Dec 2, 2025Updated 4 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,807Mar 13, 2026Updated last month
- Qflow full end-to-end digital synthesis flow for ASIC designs☆228Oct 26, 2024Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,213Updated this week
- SERV - The SErial RISC-V CPU☆1,779Feb 19, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,836Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,517Apr 8, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,092Jun 27, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆608Updated this week
- The Xyce™ Parallel Electronic Simulator☆126Apr 6, 2026Updated last week
- XLS: Accelerated HW Synthesis☆1,469Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Apr 5, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,647Updated this week
- KLayout Main Sources☆1,076Updated this week
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆132Apr 4, 2026Updated last week