siliconcompiler / lambdapdkLinks
Library of open source Process Design Kits (PDKs)
☆48Updated 2 weeks ago
Alternatives and similar repositories for lambdapdk
Users that are interested in lambdapdk are comparing it to the libraries listed below
Sorting:
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 weeks ago
- ☆44Updated 5 years ago
- Open source process design kit for 28nm open process☆59Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆62Updated 5 months ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- A configurable SRAM generator☆53Updated this week
- RISC-V Nox core☆65Updated 3 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ☆32Updated 6 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- ☆47Updated 3 months ago
- ☆33Updated 2 years ago
- ☆37Updated 3 years ago
- Open Source PHY v2☆29Updated last year
- sram/rram/mram.. compiler☆35Updated last year
- A SystemVerilog source file pickler.☆59Updated 8 months ago
- SiliconCompiler Design Gallery☆51Updated this week
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 9 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- An automatic clock gating utility☆50Updated 2 months ago
- CMake based hardware build system☆29Updated last week
- AMC: Asynchronous Memory Compiler☆49Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆109Updated last month
- ☆42Updated 4 months ago
- ☆27Updated this week
- ☆33Updated 5 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated last month
- APB UVC ported to Verilator☆11Updated last year