Alternatives and similar repositories for lambdapdk:

Users that are interested in lambdapdk are comparing it to the libraries listed below

• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆69Updated 11 months ago
• b224hisl / rioschip
  ☆33Updated 2 years ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆47Updated 2 weeks ago
• RIOSLaboratory / OpenRPDK28
  Open source process design kit for 28nm open process
  ☆55Updated last year
• rahulk29 / sram22
  A configurable SRAM generator
  ☆48Updated 3 months ago
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆48Updated 2 years ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆41Updated 2 years ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• pulp-platform / svase
  ☆31Updated 3 months ago
• mattvenn / multi_project_tools
  tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
  ☆35Updated 2 years ago
• aolofsson / POSH
  ☆44Updated 5 years ago
• fabianschuiki / potstill
  An open source generator for standard cell based memories.
  ☆13Updated 8 years ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• pulp-platform / tech_cells_generic
  Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
  ☆54Updated 3 months ago
• pulp-platform / cheshire-ihp130-o
  ☆36Updated last month
• StanfordVLSI / dragonphy2
  Open Source PHY v2
  ☆28Updated last year
• snishizawa / libretto
  Characterizer
  ☆22Updated 8 months ago
• The-OpenROAD-Project / megaboom
  ☆25Updated last week
• iic-jku / SKY130_SAR-ADC1
  Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license
  ☆39Updated last month
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆56Updated 6 months ago
• efabless / caravel_user_project_analog
  ☆45Updated 2 months ago
• christoph-weiser / mpw6
  submission repository for efabless mpw6 shuttle
  ☆30Updated last year
• varunnagpaal / Digital-Hardware-Modelling
  Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)
  ☆65Updated 2 months ago
• shalan / Awesome-Sky130-IPs
  ☆10Updated last year
• AsFigo / pyslint
  SystemVerilog Linter based on pyslang
  ☆30Updated 3 months ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆78Updated 4 months ago
• stineje / sky130_cds
  This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…
  ☆23Updated last year
• AsFigo / yoYoLint
  SystemVerilog RTL Linter for YoSys
  ☆20Updated 5 months ago
• rahulk29 / sram22_sky130_macros
  SKY130 SRAM macros generated by SRAM 22
  ☆16Updated 2 weeks ago
• siliconcompiler / scgallery
  SiliconCompiler Design Gallery
  ☆39Updated last week