siliconcompiler / lambdapdkLinks
Library of open source Process Design Kits (PDKs)
☆50Updated last week
Alternatives and similar repositories for lambdapdk
Users that are interested in lambdapdk are comparing it to the libraries listed below
Sorting:
- Open source process design kit for 28nm open process☆60Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- A configurable SRAM generator☆53Updated this week
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- ☆44Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- ☆32Updated 7 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- ☆49Updated 4 months ago
- RISC-V Nox core☆68Updated last month
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- RTL data structure☆52Updated last week
- ASIC implementation flow infrastructure☆80Updated this week
- ☆38Updated 3 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- SiliconCompiler Design Gallery☆51Updated this week
- ☆16Updated 2 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated 10 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 9 months ago
- ☆19Updated last year
- Primitives for GF180MCU provided by GlobalFoundries.☆51Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- ☆29Updated this week
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- ☆42Updated 5 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Open Source PHY v2☆29Updated last year
- An automatic clock gating utility☆50Updated 4 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago