siliconcompiler / lambdapdkLinks
Library of open source Process Design Kits (PDKs)
☆49Updated last month
Alternatives and similar repositories for lambdapdk
Users that are interested in lambdapdk are comparing it to the libraries listed below
Sorting:
- ☆44Updated 5 years ago
- A configurable SRAM generator☆53Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- Open source process design kit for 28nm open process☆60Updated last year
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- ASIC implementation flow infrastructure☆58Updated this week
- ☆32Updated 6 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 8 months ago
- Open Source PHY v2☆29Updated last year
- AMC: Asynchronous Memory Compiler☆49Updated 5 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated 10 months ago
- ☆38Updated 3 years ago
- SiliconCompiler Design Gallery☆51Updated this week
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago
- APB UVC ported to Verilator☆11Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- SKY130 SRAM macros generated by SRAM 22☆16Updated 3 weeks ago
- Hardware abstraction library☆35Updated last week
- ☆42Updated 5 months ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆37Updated last month
- ☆19Updated last year
- ☆47Updated 4 months ago
- RISC-V Nox core☆66Updated last week
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- YosysHQ SVA AXI Properties☆41Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year