Logic optimization and technology mapping tool.
☆20Oct 12, 2023Updated 2 years ago
Alternatives and similar repositories for iMap
Users that are interested in iMap are comparing it to the libraries listed below
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated 2 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Problem B: 3D Placement with D2D Vertical Connections☆11Jun 30, 2022Updated 3 years ago
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- ☆13Jan 20, 2023Updated 3 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆117May 18, 2023Updated 2 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- Using e-graphs for logic synthesis (ICCAD'25)☆33Mar 12, 2026Updated last week
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated last year
- ☆19Dec 21, 2020Updated 5 years ago
- ☆31Apr 23, 2024Updated last year
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated 2 months ago
- EDA wiki☆54Mar 1, 2023Updated 3 years ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 10 months ago
- ☆13Feb 6, 2021Updated 5 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- MLIR+EqSat☆26Jan 10, 2026Updated 2 months ago
- A Formal Verification Framework for Chisel☆19Apr 9, 2024Updated last year
- ☆28Jun 25, 2024Updated last year
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- AIGER And-Inverter-Graph Library☆98Feb 17, 2026Updated last month
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 4 months ago
- ☆20Oct 27, 2022Updated 3 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- A tool for checking the contract satisfaction for hardware designs☆12Nov 4, 2025Updated 4 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 6 months ago
- ☆15May 24, 2023Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆40Apr 3, 2025Updated 11 months ago
- iccad contest 2022 problem B☆16Sep 4, 2022Updated 3 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated 9 months ago
- An advanced circuit-based sat solver☆36Feb 24, 2025Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆34Apr 13, 2025Updated 11 months ago
- ☆16Nov 9, 2022Updated 3 years ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year