Logic optimization and technology mapping tool.
☆20Oct 12, 2023Updated 2 years ago
Alternatives and similar repositories for iMap
Users that are interested in iMap are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Research paper based on or related to ABC.☆72May 26, 2026Updated 2 weeks ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- Problem B: 3D Placement with D2D Vertical Connections☆11Jun 30, 2022Updated 3 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- GPU-based logic synthesis tool☆103Mar 31, 2026Updated 2 months ago
- ☆13Jan 20, 2023Updated 3 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆120May 18, 2023Updated 3 years ago
- A copy of the latest version of MVSIS☆13Apr 18, 2021Updated 5 years ago
- Using e-graphs for logic synthesis (ICCAD'25)☆35Updated this week
- This is a repo to store circuit design datasets☆18Jan 17, 2024Updated 2 years ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- ☆31Apr 23, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- EDA wiki☆54Mar 1, 2023Updated 3 years ago
- SMT-based-STDCELL-Layout-Generator☆19Sep 30, 2021Updated 4 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated last year
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 5 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- MLIR+EqSat☆27Jan 10, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Formal Verification Framework for Chisel☆19Apr 9, 2024Updated 2 years ago
- ☆29Jun 25, 2024Updated last year
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆26May 24, 2025Updated last year
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 7 months ago
- AIGER And-Inverter-Graph Library☆102Feb 17, 2026Updated 3 months ago
- ☆21Oct 27, 2022Updated 3 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated 11 months ago
- A tool for checking the contract satisfaction for hardware designs☆12Nov 4, 2025Updated 7 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17May 24, 2023Updated 3 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆43Apr 3, 2025Updated last year
- iccad contest 2022 problem B☆16Sep 4, 2022Updated 3 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated last year
- An advanced circuit-based sat solver☆38Feb 24, 2025Updated last year
- ☆18Nov 9, 2022Updated 3 years ago
- Fast Symbolic Repair of Hardware Design Code☆38Jan 20, 2025Updated last year