OSCC-Project / iMapLinks
Logic optimization and technology mapping tool.
☆19Updated 2 years ago
Alternatives and similar repositories for iMap
Users that are interested in iMap are comparing it to the libraries listed below
Sorting:
- ☆18Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated this week
- ☆23Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago
- ☆27Updated last year
- Research paper based on or related to ABC.☆53Updated 3 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 6 months ago
- ☆41Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- ☆20Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆26Updated 9 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 4 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- A logic synthesis tool☆82Updated last month
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 10 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆30Updated 6 months ago
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- GPU-based logic synthesis tool☆92Updated 2 months ago
- IDEA project source files☆108Updated last week
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆34Updated 4 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 3 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 2 months ago