Logic optimization and technology mapping tool.
☆20Oct 12, 2023Updated 2 years ago
Alternatives and similar repositories for iMap
Users that are interested in iMap are comparing it to the libraries listed below
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated last month
- ☆19Dec 21, 2020Updated 5 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- RISC-V Formal in Chisel☆12Apr 9, 2024Updated last year
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 3 months ago
- ☆13Jan 20, 2023Updated 3 years ago
- Problem B: 3D Placement with D2D Vertical Connections☆11Jun 30, 2022Updated 3 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- ☆15May 24, 2023Updated 2 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- ☆15Nov 9, 2022Updated 3 years ago
- ☆30Apr 23, 2024Updated last year
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆117May 18, 2023Updated 2 years ago
- A Formal Verification Framework for Chisel☆18Apr 9, 2024Updated last year
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ☆17Nov 19, 2023Updated 2 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 5 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆32Feb 20, 2026Updated last week
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- ☆20Oct 27, 2022Updated 3 years ago
- ☆19Jul 12, 2024Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- EDA wiki☆53Mar 1, 2023Updated 2 years ago
- A tool for checking the contract satisfaction for hardware designs☆12Nov 4, 2025Updated 3 months ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 7 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆33Aug 23, 2022Updated 3 years ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- ☆27Jun 25, 2024Updated last year
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated last month
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆49Dec 21, 2025Updated 2 months ago
- Equivalence checking with Yosys☆58Updated this week