OSCC-Project / iMap
Logic optimization and technology mapping tool.
☆17Updated last year
Related projects ⓘ
Alternatives and complementary repositories for iMap
- ☆20Updated 6 months ago
- Research paper based on or related to ABC.☆15Updated 2 weeks ago
- ☆21Updated 4 months ago
- This is a python repo for flattening Verilog☆12Updated 3 weeks ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago
- ☆11Updated 2 years ago
- ☆14Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆31Updated last week
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆23Updated 4 years ago
- ☆49Updated 2 weeks ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆33Updated last month
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆17Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated last week
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…