OSCC-Project / iMapLinks
Logic optimization and technology mapping tool.
☆20Updated 2 years ago
Alternatives and similar repositories for iMap
Users that are interested in iMap are comparing it to the libraries listed below
Sorting:
- ☆18Updated 5 years ago
- ☆27Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆75Updated 3 weeks ago
- ☆29Updated last year
- Research paper based on or related to ABC.☆64Updated last month
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 5 years ago
- ☆20Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆61Updated 7 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 8 months ago
- This is a python repo for flattening Verilog☆20Updated 2 weeks ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Updated last year
- Fast Symbolic Repair of Hardware Design Code☆32Updated 11 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆47Updated last year
- A logic synthesis tool☆84Updated 3 months ago
- GPU-based logic synthesis tool☆97Updated last month
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated last week
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Updated 3 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆60Updated 11 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆30Updated 8 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- ☆16Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated last year
- ☆77Updated 2 weeks ago
- ☆31Updated 2 years ago
- ☆43Updated last year
- ☆15Updated 2 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆34Updated 9 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆37Updated 7 months ago