Nix flake for more up-to-date versions of EDA tools
☆34Aug 27, 2026Updated 2 weeks ago
Alternatives and similar repositories for nix-eda
Users that are interested in nix-eda are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 7 months ago
- Open-source PDK version manager☆65Updated this week
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 2 months ago
- ASIC implementation flow infrastructure, successor to OpenLane☆541Updated this week
- Yosys RTLIL dialect for MLIR☆24Jun 12, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆25Jun 23, 2024Updated 2 years ago
- JAX-based SPICE simulator with OpenVAF Verilog-A support☆25Sep 5, 2026Updated last week
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 4 months ago
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 7 months ago
- An open-source 555 timer☆28Aug 27, 2024Updated 2 years ago
- ☆18Jul 12, 2024Updated 2 years ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆21Apr 20, 2026Updated 4 months ago
- Floating Point Semantics Mechanization for Lean☆23Jun 18, 2026Updated 2 months ago
- RTLMeter benchmark suite☆32Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Galilean revolution for computing: Unboundedly scalable reliability and efficiency☆17Aug 6, 2023Updated 3 years ago
- ☆21Apr 19, 2024Updated 2 years ago
- Netlist API (and more) for EDA flow development☆161Updated this week
- Equivalence checking with Yosys☆62Updated this week
- Pull and standardize data on cloud compute resources.☆15Updated this week
- ☆65Mar 31, 2025Updated last year
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆30Aug 24, 2026Updated 2 weeks ago
- Reasoning LLMs optimized for Chisel code generation☆26Jun 19, 2025Updated last year
- Formal verification tools for Chisel and RISC-V☆15Mar 29, 2026Updated 5 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Digital Design Equivalence Checking☆102Updated this week
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- SystemVerilog design elaborator into word-level netlist form☆249Updated this week
- Tools based upon slang for language server purpose☆24Updated this week
- Meta-programming utilities for Agda.☆25Sep 1, 2026Updated last week
- Nix derivations for EDA tools☆12Nov 19, 2025Updated 9 months ago
- ☆22Aug 3, 2026Updated last month
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆24Jan 28, 2026Updated 7 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 7 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆35Updated this week
- ☆16Aug 26, 2025Updated last year
- Network based loader and flasher for Pano G2 devices☆15Jul 8, 2023Updated 3 years ago
- SystemVerilog file list pruner☆19Sep 1, 2026Updated last week
- Symbolic execution of LLVM IR☆14Jan 3, 2024Updated 2 years ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆120Updated this week