Nix flake for more up-to-date versions of EDA tools
☆34Sep 21, 2026Updated last week
Alternatives and similar repositories for nix-eda
Users that are interested in nix-eda are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 8 months ago
- Open-source PDK version manager☆67Sep 19, 2026Updated 2 weeks ago
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 2 months ago
- ASIC implementation flow infrastructure, successor to OpenLane☆565Updated this week
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆25Jun 23, 2024Updated 2 years ago
- JAX-based SPICE simulator with OpenVAF Verilog-A support☆28Updated this week
- TAIDL: Tensor Accelerator ISA Definition Language☆20Apr 28, 2026Updated 5 months ago
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 8 months ago
- An open-source 555 timer☆28Aug 27, 2024Updated 2 years ago
- ☆18Jul 12, 2024Updated 2 years ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆25Sep 21, 2026Updated last week
- Floating Point Semantics Mechanization for Lean☆25Jun 18, 2026Updated 3 months ago
- RTLMeter benchmark suite☆33Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Galilean revolution for computing: Unboundedly scalable reliability and efficiency☆17Aug 6, 2023Updated 3 years ago
- ☆21Apr 19, 2024Updated 2 years ago
- Netlist API (and more) for EDA flow development☆164Updated this week
- Equivalence checking with Yosys☆65Sep 16, 2026Updated 2 weeks ago
- Pull and standardize data on cloud compute resources.☆15Updated this week
- ☆67Mar 31, 2025Updated last year
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆31Updated this week
- Reasoning LLMs optimized for Chisel code generation☆26Jun 19, 2025Updated last year
- Formal verification tools for Chisel and RISC-V☆15Mar 29, 2026Updated 6 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- SystemVerilog design elaborator into word-level netlist form☆251Updated this week
- Digital Design Equivalence Checking☆110Updated this week
- Meta-programming utilities for Agda.☆25Sep 1, 2026Updated last month
- Nix derivations for EDA tools☆12Nov 19, 2025Updated 10 months ago
- ☆22Aug 3, 2026Updated 2 months ago
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆26Jan 28, 2026Updated 8 months ago
- ☆38Sep 22, 2026Updated last week
- ☆17Aug 26, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Network based loader and flasher for Pano G2 devices☆15Jul 8, 2023Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆40Jan 26, 2026Updated 8 months ago
- Symbolic execution of LLVM IR☆14Jan 3, 2024Updated 2 years ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆123Sep 16, 2026Updated 2 weeks ago
- A Lean-embedded framework to verify Verilog modules☆15Sep 21, 2026Updated last week
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago