Nix flake for more up-to-date versions of EDA tools
☆31Jul 24, 2026Updated this week
Alternatives and similar repositories for nix-eda
Users that are interested in nix-eda are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆17Feb 3, 2026Updated 5 months ago
- Open-source PDK version manager☆56Jul 9, 2026Updated 2 weeks ago
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated 3 weeks ago
- ASIC implementation flow infrastructure, successor to OpenLane☆490Updated this week
- Yosys RTLIL dialect for MLIR☆23Jun 12, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆25Jun 23, 2024Updated 2 years ago
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 3 months ago
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 5 months ago
- An open-source 555 timer☆27Aug 27, 2024Updated last year
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- ☆18Jul 12, 2024Updated 2 years ago
- Floating Point Semantics Mechanization for Lean☆22Jun 18, 2026Updated last month
- RTLMeter benchmark suite☆31Jul 21, 2026Updated last week
- A Galilean revolution for computing: Unboundedly scalable reliability and efficiency☆17Aug 6, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆21Apr 19, 2024Updated 2 years ago
- Netlist API (and more) for EDA flow development☆150Updated this week
- Equivalence checking with Yosys☆59Updated this week
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆29Jan 6, 2026Updated 6 months ago
- Reasoning LLMs optimized for Chisel code generation☆26Jun 19, 2025Updated last year
- Digital Design Equivalence Checking☆81Updated this week
- Formal verification tools for Chisel and RISC-V☆14Mar 29, 2026Updated 4 months ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- SystemVerilog design elaborator into word-level netlist form☆243Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Tools based upon slang for language server purpose☆24Jul 2, 2026Updated 3 weeks ago
- Meta-programming utilities for Agda.☆22Jul 14, 2026Updated 2 weeks ago
- Nix derivations for EDA tools☆12Nov 19, 2025Updated 8 months ago
- ☆21Updated this week
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆22Jan 28, 2026Updated 6 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 6 months ago
- ☆30Jun 17, 2026Updated last month
- ☆16Aug 26, 2025Updated 11 months ago
- Network based loader and flasher for Pano G2 devices☆15Jul 8, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 4 months ago
- Symbolic execution of LLVM IR☆14Jan 3, 2024Updated 2 years ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆111May 3, 2026Updated 2 months ago
- A Lean-embedded framework to verify Verilog modules☆15Jul 3, 2026Updated 3 weeks ago
- [WIP] Open-source DFT flow☆41May 9, 2026Updated 2 months ago
- Open-source RTL logic simulator with CUDA acceleration☆288Sep 30, 2025Updated 9 months ago