Alternatives and similar repositories for accel-sim-framework

Users that are interested in accel-sim-framework are comparing it to the libraries listed below

• sarchlab / mgpusim
  A highly-flexible GPU simulator for AMD GPUs.
  ☆173Updated this week
• NVlabs / timeloop
  Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.
  ☆410Updated 2 weeks ago
• NVlabs / NVBit
  ☆270Updated 2 months ago
• CMU-SAFARI / ramulator2
  Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …
  ☆359Updated last week
• scalesim-project / scale-sim-v2
  Repository to host and maintain scale-sim-v2 code
  ☆321Updated 3 months ago
• Xilinx / mlir-aie
  An MLIR-based toolchain for AMD AI Engine-enabled devices.
  ☆449Updated this week
• sjfeng1999 / gpu-arch-microbenchmark
  Dissecting NVIDIA GPU Architecture
  ☆103Updated 3 years ago
• accel-sim / gpgpu-sim_distribution
  GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…
  ☆54Updated 3 weeks ago
• accel-sim / gpu-app-collection
  A repository where GPU applications are aggregated using a common build flow that supports multiple CUDA versions.
  ☆71Updated this week
• cornell-zhang / allo
  Allo: A Programming Model for Composable Accelerator Design
  ☆253Updated last week
• UIUC-ChenLab / scalehls
  A scalable High-Level Synthesis framework on MLIR
  ☆266Updated last year
• maestro-project / maestro
  An analytical cost model evaluating DNN mappings (dataflows and tiling).
  ☆221Updated last year
• areuther / ai-accelerators
  CSV spreadsheets and other material for AI accelerator survey papers
  ☆173Updated last year
• cornell-zhang / heterocl
  HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing
  ☆338Updated last year
• PSAL-POSTECH / ONNXim
  ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference
  ☆135Updated 5 months ago
• CMU-SAFARI / ramulator-pim
  A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…
  ☆173Updated 2 years ago
• yuhc / gpu-rodinia
  Rodinia benchmark
  ☆183Updated 2 years ago
• PrincetonUniversity / LLMCompass
  ☆172Updated last year
• booksim / booksim2
  BookSim 2.0
  ☆346Updated last year
• vineodd / PIMSim
  PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.
  ☆205Updated 2 years ago
• BRTResearch / AIChip_Paper_List
  ☆635Updated 4 years ago
• casys-kaist / NeuPIMs
  NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing
  ☆88Updated last year
• stonne-simulator / stonne
  STONNE: A Simulation Tool for Neural Networks Engines
  ☆135Updated last month
• SAITPublic / PIMSimulator
  Processing-In-Memory (PIM) Simulator
  ☆179Updated 7 months ago
• pku-liang / AMOS
  Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators
  ☆114Updated 2 years ago
• SJTU-ACA-Lab / blue-porcelain
  ☆145Updated last year
• SJTU-ReArch-Group / Paper-Reading-List
  ☆117Updated last week
• harvard-acc / gem5-aladdin
  End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.
  ☆239Updated 2 years ago
• Xilinx / mlir-air
  ☆103Updated this week
• sunlex0717 / DissectingTensorCores
  ☆106Updated last year